AMBE-2020™ Vocoder Chip
User’s Manual
Version 4.9 February, 08
1.0 Preliminary Statements and Definitions

1.1 "END USER" shall mean the person and/or organization to whom the AMBE-2020™ Vocoder Chip was delivered or provided as specified in the purchase order or other documentation. In the event that the END USER transfers his rights under this license to a third party as specified in section 2.2, then this third party shall become an "END USER".

1.2 Digital Voice Systems, Inc. (DVSI) has developed a voice coding method and algorithm (the "Technology") based on the Advanced Multi-Band Excitation ("AMBE™") voice codec. The technology codes speech at bit rates of 2.4 to 9.6 kilobits per second (kbps) including error correction bits.

1.3 "AMBE™ Voice Compression Software" shall mean the speech coding software and/or firmware integrated into the AMBE-2020™ Vocoder chip integrated circuit.

1.4 "Voice Codec" shall mean the AMBE-2020™ Vocoder Chip integrated circuit, the AMBE™ Voice Compression Software, firmware and associated documentation, including modifications, enhancements and extensions made by or for Digital Voice Systems, Inc. (DVSI) and including circuit diagrams, timing diagrams, logic diagrams, layouts, operating instructions and user manuals.

1.5 DVSI represents that it owns certain "Proprietary Rights" in the Technology and the AMBE™ Voice Compression Software, including patent rights in the Technology, and patent rights, copyrights, and trade secrets in the AMBE™ Voice Compression Software.

2.0 License Granted

2.1 Subject to the conditions herein and upon initial use of the AMBE-2020™ Vocoder Chip, DVSI hereby grants to END USER a non-exclusive, limited license to use the AMBE™ Voice Compression Software in machine readable form solely on the AMBE-2020™ Vocoder Chip. Title to the AMBE™ Voice Compression Software remains with DVSI. No license is granted for use of the AMBE™ Voice Compression Software on other than the AMBE-2020™ Vocoder Chip. No license, right or interest in any trademark, trade name or service mark of DVSI is granted under this Agreement.

2.2 END USER shall not copy, extract, de-compile, reverse engineer or disassemble the AMBE™ Voice Compression Software contained in the AMBE-2020™ Vocoder Chip.

3.0 Transfer of License

3.1 The END USER shall have the right to transfer the AMBE-2020™ Vocoder Chip and all rights under this Agreement to a third party by either (i) providing the third party with a copy of this Agreement or (ii) providing the third party with an agreement written by the END USER (hereinafter “END USER Agreement”) so long as the END USER Agreement is approved in writing by DVSI prior to transfer of the AMBE-2020™ Vocoder Chip. The END USER Agreement shall contain comparable provisions to those contained herein for protecting the Proprietary Information from disclosure by such third party. Third parties shall agree to accept all the terms and conditions under either Agreement or the END USER Agreement.

4.0 Term and Termination

4.1 This Agreement is effective upon initial delivery of the Voice Codec and shall remain in effect until terminated in accordance with this agreement.

4.2 This Agreement shall terminate automatically without notice from DVSI if END USER fails to comply with any of the material terms and conditions herein. END USER may terminate this Agreement at any time upon written notice to DVSI certifying that END USER has complied with the provisions of Section 3.3.

4.3 Upon termination of this Agreement for any reason, END USER shall: (i) return all AMBE-2020™ Vocoder Chip purchased or acquired, or in Licensee’s possession, to DVSI; (ii) have no further rights to any AMBE™ Voice Compression Software or the Technology without a separate written license from DVSI; (iii) discontinue all use of the AMBE-2020™ Vocoder Chip.

5.0 Payments

5.1 In consideration of the materials provided as part of the Voice Codec, and in consideration of the license and rights in the AMBE™ Voice Compression Software granted by DVSI, and in consideration of DVSI’s performance of its obligations hereunder, END USER agrees to pay to DVSI the fee specified in DVSI's invoice.

6.0 Proprietary Notices

6.1 END USER shall not remove any copyright or proprietary notice on the AMBE-2020™ Vocoder Chip or on the AMBE™ Voice Compression Software.

7.0 Proprietary Information

7.1 The parties agree that the AMBE™ Voice Compression Software shall be considered Proprietary Information.

7.2 Except as otherwise provided in this Agreement, END USER shall not use, disclose, make, or have made any copies of the Proprietary Information, in whole or in part, without the prior written consent of DVSI.

8.0 Limited Warranty

8.1 DVSI warrants the Voice Codec to be free from defects in materials and workmanship under normal use for a period of ninety (90) days from the date of delivery.

8.2 Except as stated in Section 7.1, the Voice Codec is provided "as is" without warranty of any kind. DVSI does not warrant, guarantee or make any representations regarding the use, or the results of the use, of the Voice Codec with respect to its correctness, accuracy, reliability, correctness or otherwise. The entire risk as to the results and performance of the Voice Codec is assumed by the END USER. After expiration of the warranty period, END USER, and not DVSI or its employees, assumes the entire cost of any servicing, repair, replacement, or correction of the Voice Codec.

8.3 DVSI represents that, to the best of its knowledge, it has the right to enter into this Agreement and to grant a license to use the AMBE™ Voice Compression Software to END USER.

8.4 Except as specifically set forth in this Section 7.0, DVSI makes no express or implied warranties including, without limitation, the warranties of merchantability or fitness for a particular purpose or arising from a course of dealing, usage or trade practice, with respect to the Voice Codec. Some states do not allow the exclusion of implied warranties, so the above exclusion may not apply to END USER. No oral or written information or advice given by DVSI or its employees shall create a warranty or in any way increase the scope of this warranty, and END USER may not rely on any such information or advice. The limited warranties under this section 7.0 give END USER specific legal rights, and END USER may have other rights which vary from state to state.

9.0 Limitation of Liability

9.1 In no event shall DVSI be liable for any special, incidental, indirect or consequential damages resulting from the use or performance of the Voice Codec whether based on an action in contract, tort (including negligence) or otherwise (including, without limitation, damages for loss of business profits, business interruption, and loss of business information), even if DVSI or any DVSI representative has been advised of the possibility of such damages.

9.2 Because some states do not allow the exclusion or limitation of liability for consequential or incidental damages, the above limitations may not apply to END USER.

9.3 DVSI’s maximum liability for damages arising under this Agreement shall be limited to 20% (twenty percent) of the fees paid by END USER for the particular Voice Codec which caused the damage or that is the subject matter of, or is directly related to, the cause of action.

10.0 Taxes

10.1 All payments required under Section 4.0 or otherwise under this Agreement are exclusive of taxes and END USER agrees to bear and be responsible for the payment of all such taxes (except for taxes based upon DVSI’s income) including, but not limited to, all sales, use, rental receipt, personal property or other taxes which may be levied or assessed in connection with this Agreement.

11.0 Export

11.1 United States export laws and regulations prohibit the exportation of certain products or technical data received from DVSI under this Agreement to certain countries except under a special validated license. As of November 30, 1999 the restricted countries are: Libya, Cuba, North Korea, Iraq, Serbia, Talibun in Afghanistan, Sudan, Burma, Yugoslavia and Iran. The END USER hereby gives its assurance to DVSI that it will not knowingly, unless prior authorization is obtained from the appropriate U.S. export authority, export or re-export, directly or indirectly to any of the restricted countries any products or technical data received from DVSI under this Agreement in violation of said United States Export Laws and Regulations. DVSI neither represents that a license is not required nor that, if required, it will be issued by the U.S. Department of Commerce. Licensee shall assume complete and sole responsibility for obtaining any licenses required for export purposes.

12.0 Governing Law

12.1 This Agreement is made under and shall be governed by and construed in accordance with the laws of the Commonwealth of Massachusetts, except that

# AMBE-2020™ Vocoder Chip

## 1. Product Introduction

1.1 General Information 6

1.2 Advantages 6

1.3 Typical Applications 7

## 2. AMBE-2020™ Application Design Overview

2.1 Basic Operation 8

2.2 Initial Design Considerations 8

2.2.1 A/D – D/A Overview 8

2.2.2 Vocoder Front End Requirements 9

2.2.3 Channel Interface Overview 10

2.2.4 Speech and FEC Rate Selection Overview 11

## 3. Hardware Information

3.1 Special Handling Instructions 12

3.1.1 Storage 12

3.2 Pin Descriptions 13

3.3 Clock and Reset Timing 15

3.4 Associated Chip Delay 16

3.5 Crystal / Oscillator Usage 17

3.5.1 TTL Clock Source 17

3.5.2 Crystal Oscillator 17

3.6 Package Description 18

3.7 Normal Operating Conditions 20

3.8 Absolute Maximum Ratings 20

3.9 Electrical Characteristics and Requirements 20

3.10 Thermal Resistance Characteristics 21

## 4. Channel Interface

4.1 Overview 22

4.2 Serial Configuration Selection 23

4.3 Channel Serial Mode 24

4.3.1 Low Level Timing for Passive and Active Serial Mode 25

## 5. Channel Data Format

5.1 Framed Format 27

5.2 Framed Input Format 27

5.2.1 Framed Input: Word 0 : Header 28

5.2.2 Framed Input: Word 1 : Power Control ID 28

5.2.3 Framed Input: Word 1 : Control Word 1 29

5.2.4 Framed Input: Words 2-6 : Rate Information 29

5.2.5 Framed Input: Word 7 : Unused in Input 30
5.2.6 Framed Input: Word 8 : Unused in Input
5.2.7 Framed Input: Word 9 : Unused in Input
5.2.8 Framed Input: Word 10 : DTMF Control
5.2.9 Framed Input: Word 11 : Control Word 2
5.2.10 Framed Input: Words 12-23 : Channel Data

5.3 Framed Output Format
5.3.1 Framed Output: Word 0 : Header
5.3.2 Framed Output: Word 1 : Power Control ID
5.3.3 Framed Output: Word 1 : Control Word 1
5.3.4 Framed Output: Words 2-6 : Rate Information
5.3.5 Framed Output: Word 7 : Bit Error Rate
5.3.6 Framed Output: Word 8 : Soft Decision Distance
5.3.7 Framed Output: Word 9 : Detected Bit Errors
5.3.8 Framed Output: Word 10 : DTMF Control
5.3.9 Framed Output: Word 11: Control Word 2
5.3.10 Framed Output: Words 12-23 : Channel Data

5.4 Unframed Serial Format
5.4.1 Unframed Serial Output Format
5.4.2 Unframed Serial Input Format

6 A/D-D-A Interface
6.1 A/D-D/A Overview
6.2 Configuring the A/D-D/A Interface using CODEC_SEL[1-0]
6.3 Low Level A/D–D/A Timing

7 Special Functions
7.1 Hardware vs. Software Selection Note
7.2 Coding Rate Selection
7.3 Voice Activation Detection (VAD), Comfort Noise Insertion (CNI)
7.4 Dual Tone Multiple Frequency, Detection and Generation
7.5 Normal Power and Power Saving Modes
    7.5.1 Standard Sleep Mode
    7.5.2 Power Down
7.6 Slip Enable

8 Appendices
8.1 Example: AD73311 Usage
8.2 Example: Texas Instruments TLV320AIC10 Usage
8.3 Configuring the AD73311 for 3-Volt Operation
8.4 Interfacing to the Texas Instruments PCM3500 Codec
8.5 Expanded Tone Detection and Generation
8.6 Soft Decision Decoding
8.7 Special Rate 2350 bps Voice / 50 bps FEC AMBE-1000™ Vocoder Chip Compatible Mode
1. Product Introduction

1.1 General Information

Digital Voice Systems Inc.’s AMBE-2020™ Vocoder Chip is an extremely flexible, high-performance, single chip, speech compression coder. It provides superior voice quality at low data rates. It provides a real-time, half-duplex implementation of the standard-setting AMBE® voice compression software algorithm. DVSI’s patented AMBE® voice compression technology has been proven to outperform CELP, RELP, VSELP, MELP, ECELP, MP-MLQ, LPC-10, and other competitive technologies. Numerous evaluations have shown its ability to provide performance equal to today’s digital cellular systems at under half the data rate. The AMBE® voice compression algorithm is used in applications throughout the world, including the next generation of digital mobile communication systems.

The AMBE-2020™ Vocoder chip provides a high degree of flexibility in selecting the speech and FEC (Forward Error Correction) data rates. The user can separately select these parameters in 50 bps increments for total rates from 2.0 kbps to 9.6 kbps. Typically for higher error rate channels, the user will apportion a greater percentage of the total bit rate to FEC coding. The AMBE-2020™ voice coder maintains natural voice quality and speech intelligibility at rates as low as 2.0 kbits/sec. The AMBE® algorithm’s low complexity allows it to be fully integrated into a low cost, low power integrated circuit, the AMBE-2020™ Vocoder Chip.

The AMBE-2020™ Vocoder Chip offers similar features to DVSI’s AMBE-1000™ Vocoder Chip allowing it to be incorporated into systems already designed for the AMBE-1000™ and is interoperable with other DVSI products. The AMBE-2020™ Vocoder Chip delivers improved performance and enhanced modes such as 4.0 kbps toll quality speech and convolutional FEC coding. Along with these enhancements the AMBE-2020™ Vocoder Chip employs a control interface along with the variable data rates and FEC selections.

1.2 Advantages

- Superior Voice Quality
- Low Cost
- No External Memory Required
- Robust to Bit Errors & Background Noise
- Variable Data Rates - 2.0 kbps to 9.6 kbps
- Variable FEC Rates - 50 bps to 7.2 kbps
- Very Low Power (65mW @ 3.3V, 0.11mW Deep Sleep)
- Compact Single Chip Solution: 100 pin TQFP

Features

- High Quality Low Data Rate Speech Coding
- DVSI’s Half Duplex AMBE® Voice Coder
- Supports Data Rates of 2.0 kbps to 9.6 kbps in 50 bps increments
- User Selectable Forward Error Correction rates
- Viterbi Decoder (rate 1/4 or more)
- 16 Level Soft Decision Decoding
- Voice Activity Detection (VAD) / Comfort Noise Insertion
- Single and Dual Tone (DTMF) Detection and Generation
- Power-Down Mode
- Minimal algorithmic processing delay
- DTMF detection and regeneration with North American call progress tones
1.3 Typical Applications

- Satellite Communications
- Digital Mobile Radio
- Secure Communications
- Cellular Telephony and PCS
- Voice Multiplexing
- Voice Mail
- Multimedia Applications
2 AMBE-2020™ Application Design Overview

2.1 Basic Operation

In its simplest model, the AMBE-2020™ can be viewed as two separate components, the Encoder and the Decoder. The Encoder receives an 8kHz sampled stream of speech data (16-bit linear, 8-bit Alaw, or 8-bit ulaw) and outputs a stream of channel data at the desired rate. Conversely the Decoder receives a stream of channel data and synthesizes a stream of speech data. The timing for the interfaces for the AMBE-2020™ Encoder and Decoder are fully asynchronous.

Typically the speech interface is an external A/D-D/A chip. The format of the incoming and outgoing speech data streams are coupled, that is to say they must be the same format (16-bit linear, 8-bit Alaw, or 8-bit µlaw). The channel interface is commonly (but not limited to) an 8 or 16 bit microprocessor or other suitable "glue logic" hardware capable of performing the rudimentary formatting functions between the AMBE-2020™ channel format and the format of the system channel.

Optional functions of the chip, such as voice activation/detection, power mode control, data/FEC rate selection, etc. are controlled either through hardware control pins (see Section 5) and/or through the decoder command interface (see Section 4). Data sent into the decoder for function control purposes is distinguished from the data to be decoded into speech through a channel format which is described in Section 4.

2.2 Initial Design Considerations

Some of the initial design considerations the application engineer will face are the following:

- Choice of A/D-D/A chip.
- Choice of Channel Interface.
- Speech and FEC Rates.

2.2.1 A/D – D/A Overview

The choice of the A/D-D/A chip is critical to designing a system with superior voice quality. Given that Alaw and µlaw companding chips are already incorporating some compression to reduce the number of bits per sample, it is recommended that, when possible, a 16-bit linear device be used for maximum voice quality. When choosing a device, pay particular attention to Signal to Noise ratios and Frequency Responses of any filters that may be present on the analog front end of these chips. The Alaw and µlaw interfaces are also provided for the design engineer who is trying to fit to pre-existing conditions or is under other cost type restraints.
2.2.2 Vocoder Front End Requirements

In order to ensure proper performance from the voice coder, it is necessary for the vocoder front end to meet a set of minimum performance requirements. For the purposes of this section the vocoder front end is considered to be the total combined response between microphone/speaker and the digital PCM interface to the vocoder software, as shown in Figure 2-B. This includes any analog electronics plus the A-to-D and D-to-A converters as well as any digital filtering performed prior to the voice encoder or after the voice decoder.

The AMBE+™ voice encoder and decoder operate with unity (i.e. 0 dB) gain. Consequently the analog input and output gain elements shown in Figure 2 are only used to match the sensitivity of the microphone and speaker with the A-to-D converters and D-to-A converters, respectively. It is recommended that the analog input gain be set such that the RMS speech level under nominal input conditions is 25 dB below the saturation point of the A-to-D converter (+3 dBm0). This level, which equates to -22 dBm0, is designed to provide sufficient margin to prevent the peaks of the speech waveform from being clipped by the A-to-D converter.
The voice coder interface requires the A-to-D and D-to-A converters to operate at an 8 kHz sampling rate (i.e. a sampling period of 125 microseconds) at the digital input/output reference points. This requirement necessitates the use of analog filters at both the input and output to eliminate any frequency components above the Nyquist frequency (4 kHz). The recommended input filter mask is shown in Figure 2 - C, and the recommended output filter mask is shown in Figure 2 - D. For proper operation, the shaded zone of the respective figure should bound the frequency response of the front-end input and output.

![Figure 2 - D. Front End Output Filter Mask](image)

This document assumes that the A-to-D converter produces digital samples where the maximum digital input level (+3 dBm0) is defined to be +/- 32767, and similarly, that the maximum digital output level of the D-to-A converter occurs at the same digital level of +/- 32767. If a converter is used which does not meet these assumptions then the digital gain elements shown in Figure 2 should be adjusted appropriately. Note that these assumptions are automatically satisfied if 16 bit linear A-to-D and D-to-A converters are used, in which case the digital gain elements should be set to unity gain. Also note that the vocoder requires that any companding which is applied by the A-to-D converter (i.e. alaw or ulaw) should be removed prior to speech encoding. Similarly any companding used by the D-to-A converter must be applied after speech decoding.

An additional recommendation addresses the maximum noise level measured at the output reference points shown in Figure 2-B with the corresponding inputs set to zero. DVSI recommends that the noise level for both directions should not exceed -60 dBm0 with no corresponding input. In addition the isolation from cross talk (or echo) from the output to the input should exceed 45 dB which can be achieved via either passive (electrical and/or acoustic design) or active (echo cancellation and/or suppression) means.

2.2.3 Channel Interface Overview

The channel interface is meant to be flexible to allow for easy integration with the system under design. The basic hardware unit of the interface is a serial port. The serial port can run in passive or active modes. In passive mode, all of the channel interface control signals are inputs to the AMBE2020™ chip. In active mode, only the TX_DATA_STRB is an output from the AMBE2020™ chip. All other signals are inputs.

Under normal operation, every 20ms, the encoder outputs a frame of coded bits, and the decoder needs to be delivered a frame of coded bits. There is some formatting of the data for both the encoder and the decoder. The primary purpose of the formatting is to provide positional information for the encoded bit stream. The data has two formats, Framed and Unframed. Serial mode can run in either Framed or Unframed mode.

The Framed and Unframed modes are explained in full detail in Section 4, but essentially the two formats are trying to achieve the same function, to provide positional information regarding the outgoing and incoming coded data streams. In Framed mode each 20ms of output data from the encoder is preceded by a known structure (each packet corresponds to 20ms of speech data input into the encoder). This structure also embeds some status type flags, meant for local control.
purposes, within it. The only data from the **Framed** format that is typically sent across the transmission channel under design are the actual encoded bits at the desired rate.

In **Framed** mode, it is the responsibility of the designed system to pass enough information along with the encoded bits such that the **Framed** format needed by the decoder can be reconstructed on the other side. This extra information, or overhead, is going to be very specific to the system under design, but at a minimum needs to pass enough information to reliably reconstruct the 20msec frame structure at the other end for the decoder.

In **Unframed** mode the data coming out of the encoder can be thought of as a continuous stream of voice data with the framing information embedded within the encoded bits. One advantage of this type of set-up is that the system does not have to add any bandwidth for overhead to the channel. The disadvantage is that the decoder needs 10-12 incoming frames in order to gain synchronization with the data stream before it can properly synthesize the speech waveform. Also, the **Unframed** mode only commits a single bit per frame to maintain data alignment. In higher error rate channels the performance will be improved by adding more bits per frame to the alignment information (which is more easily performed when using **Framed** mode).

Additional flexibility is given to the channel interface to the encoder and decoder by allowing the AMBE-2020™ Vocoder Chip to run in **Passive** or **Active** modes. In Passive mode, data strobes are provided by an external source, while in Active mode, data strobes are provided by the AMBE-2020™ Vocoder Chip. Serial interfaces can be run in Passive or Active modes. See Section 4 for full details and timing for both **Framed** and **Unframed** data.

### 2.2.4 Speech and FEC Rate Selection Overview

The total coded bit rate is the sum of two components, the Speech Data bit rate and the Forward Error Correction (FEC) Data bit rate. The addition of FEC data to the speech data allows the decoder to be able to correct a limited amount of errors within each frame should they arrive corrupted. If the channel is expected to have more errors then more bits should be dedicated to FEC. At the same time, voice quality will increase if the number of speech bits is increased.
3 Hardware Information

3.1 Special Handling Instructions

The AMBE-2020™ uses the TM320LC541B-66 core. For greater details on handling, electrical, packaging, or timing specs please refer to the TMS320-C54x data sheet at http://www.ti.com/sc/pcsheets/sprs039c/sprs039c.pdf.

Although the AMBE-2020™ Vocoder Chip incorporates input protection circuitry, to avoid damage from the accumulation of a static charge, industry standard electrostatic discharge precautions and procedures must be employed during handling and mounting.

The 100 pin TQFP package design of the AMBE-2020™ Vocoder Chip allows it to be mounted by infrared reflow, vapor-phase reflow or equivalent processes. The peak package body temperature must not exceed 220°C.

The AMBE-2020™ Vocoder Chip requires baking before mounting, if any of the following conditions exist:

- Humidity indicator card (included in packaging) shows exposure to > 20 % when read at 23°C + 5°C
- Devices were not shipped in a package designated as "moisture controlled."
- Not mounted within 168 hours of receipt, at factory conditions of ≤30°C and <60% RH
- If the device has not been stored at < 20% RH

DVSI’s recommended bake out procedures:

- For low-temperature device containers: 192 hours at 40°C + 5°C / -0°C and < 5% Relative Humidity
- For high-temperature device containers: 24 hours at 125°C + 5°C.

3.1.1 Storage

To insure maximum shelf life in long term storage, AMBE-2020™ Vocoder Chips should be kept in a moisture controlled package at <40°C and <90% Relative Humidity
## 3.2 Pin Descriptions

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Descriptive Name</th>
<th>Pin Direction</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>77</td>
<td>CHAN_SEL1</td>
<td>Input</td>
<td>Channel Interface Selection Pins: Use these bits to select the channel interface type (framed, unframed active, passive) according to Table 4-A. See full description in section 4.2.</td>
</tr>
<tr>
<td>75</td>
<td>CHAN_SEL0</td>
<td>Input</td>
<td>Used with CHAN_SEL1 to select channel operation mode</td>
</tr>
<tr>
<td>85</td>
<td>CODEC_SEL1</td>
<td>Input</td>
<td>A/D-D/A Select Pins see Table 6-A to select the interface.</td>
</tr>
<tr>
<td>84</td>
<td>CODEC_SEL0</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>74</td>
<td>RATE_SEL4</td>
<td>Input</td>
<td>Coding Rate Select Pins: Use these bits to select the voice and FEC rates according to section 7.2. The coding rates are also selectable using the Control Word interface described in section 5.2.4.</td>
</tr>
<tr>
<td>73</td>
<td>RATE_SEL3</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>RATE_SEL2</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>71</td>
<td>RATE_SEL1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>70</td>
<td>RATE_SEL0</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>86</td>
<td>VAD_EN</td>
<td>Input</td>
<td>Voice Activation Detection Enable Pin. Active HIGH. See Section 7.3. VAD can also be enabled/disabled using the Control Word interface as described in section 5.2.9.</td>
</tr>
<tr>
<td>24</td>
<td>ENCODER_EN</td>
<td>Input</td>
<td>Encoder/Decoder switch. Switch on to enable Encoder and disable Decoder (must be used in conjunction with Encoder Enable function in Framed Input. See Section 5.2.9). Switch off to enable Decoder and disable Encoder.</td>
</tr>
<tr>
<td>83</td>
<td>SLEEP_EN</td>
<td>Input</td>
<td>Standard Sleep Enable Pin. Active HIGH. See Section 7.5.1.</td>
</tr>
<tr>
<td>82</td>
<td>SLIP_EN</td>
<td>Input</td>
<td>Slip Control Enable Pin. Active HIGH. See Section 7.6.</td>
</tr>
<tr>
<td>68</td>
<td>X2/CLKIN</td>
<td>Input</td>
<td>Clock Input 1. 16.384 MHz input. See Section 3.3</td>
</tr>
<tr>
<td>67</td>
<td>X1</td>
<td>Input</td>
<td>Output from internal oscillator for the crystal. If the internal oscillator is not used this pin should be unconnected.</td>
</tr>
<tr>
<td>69</td>
<td>RESETN</td>
<td>Input</td>
<td>AMBE-2020™ Reset pin. Active LOW. See Section 3.3</td>
</tr>
<tr>
<td>20</td>
<td>EPR</td>
<td>Output</td>
<td>Encode Packet Ready: Following a reset, this signal will have a high to low transition to indicate the first packet is ready. The next packet will be ready approximately 20 msec later. See Note 1.</td>
</tr>
<tr>
<td>79</td>
<td>SOFT_EN</td>
<td>Input</td>
<td>Soft decision decoding enable. When high it enables 4 bit soft decision error decoder. Keep low when not in use.</td>
</tr>
<tr>
<td>80</td>
<td>BAUD_SEL0</td>
<td>Input</td>
<td>Baud Rate Selector for unframed serial mode See Table 4-B.</td>
</tr>
<tr>
<td>81</td>
<td>BAUD_SEL1</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>CHAN_RX_DATA</td>
<td>Input</td>
<td>Channel Receive Data to AMBE-2020™</td>
</tr>
<tr>
<td>42</td>
<td>CHAN_TX_DATA</td>
<td>Output</td>
<td>Channel Transmit Data from AMBE-2020™</td>
</tr>
<tr>
<td>28</td>
<td>CHAN_RX_CLK</td>
<td>Input</td>
<td>Channel Receive Clock</td>
</tr>
<tr>
<td>34</td>
<td>CHAN_TX_CLK</td>
<td>Input</td>
<td>Channel Transmit Clock</td>
</tr>
<tr>
<td>38</td>
<td>CHAN_TX_STRB</td>
<td>I/O</td>
<td>Channel Transmit Data Strobe</td>
</tr>
<tr>
<td>30</td>
<td>CHAN_RX_STRB</td>
<td>Input</td>
<td>Channel Receive Data Strobe</td>
</tr>
<tr>
<td>29</td>
<td>CODEC_RX_STRB</td>
<td>Input</td>
<td>Frame synchronization pulse for A/D data. Should be connected to CODEC_TX_STRB</td>
</tr>
<tr>
<td>37</td>
<td>CODEC_TX_STRB</td>
<td>Input</td>
<td>Frame synchronization pulse for D/A data. Should be connected to CODEC_RX_STRB</td>
</tr>
<tr>
<td>31</td>
<td>CODEC_RX_DATA</td>
<td>Input</td>
<td>PCM Data from A/D Converter to AMBE-2020™</td>
</tr>
</tbody>
</table>
AMBE-2020™ Vocoder Chip  

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Descriptive Name</th>
<th>Pin Direction</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>41</td>
<td>CODEC_TX_DATA</td>
<td>Output</td>
<td>PCM Data from AMBE-2020™ to D/A Converter</td>
</tr>
<tr>
<td>27</td>
<td>CODEC_RX_CLK</td>
<td>Input</td>
<td>A/D Serial clock. Should be connected to CODEC_TX_CLK</td>
</tr>
<tr>
<td>33</td>
<td>CODEC_TX_CLK</td>
<td>Input</td>
<td>D/A Serial clock. Should be connected to CODEC_RX_CLK</td>
</tr>
<tr>
<td>51</td>
<td>CLOCK_MODE</td>
<td>Input</td>
<td>If high enables crystal oscillator option for clock source. If low then external oscillator option is selected. See Section 3.5 for details.</td>
</tr>
</tbody>
</table>

| 8, 11, 12, 23, 26, 36, 39, 44, 45, 46, 47, 48, 49, 54, 57, 64, 67, 68, 69, 70, 76, 87, 90 | VDD | Power | Supply Voltage |
| 1, 9, 10, 25, 26, 35, 40, 50, 52, 53, 56, 63, 65, 88, 89 | GND | Power | Ground |
| 2, 3, 4, 5, 6, 7, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 55, 58, 59, 60, 61, 62, 66, 78, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 | No Connection | These pins must remain unconnected |

**NOTE 1:** The AMBE-2020™ expects an encoder packet to be read approximately every 20 msec. Following the initial reset, wait for EPR to go low and read the initial packet (t₀). 20 msec later, the next packet (t₁) should be ready. For packet t₁ and all following packets use the procedure below:
1) Wait for slightly less than 20 msec.
2) Assert CHAN_TX_STB and read word on CHAN_TX_DATA.
3) If transmitted word not 0x13EC, discard it and repeat step 2.
4) If transmitted word 0x13EC, read 23 more words (rest of packet).

The EPR signal should not be used as an interrupt. The EPR is only valid for the first high to low transition. A new packet should be ready every 20 msec after the initial EPR high to low transition. A packet read should take place every 20 msec. If there is a delay in the read (i.e. a packet is missed), it is recommended that the device be reset.

**NOTE 2:** To prevent possible damage to the chip be sure that your circuit meets the following three requirements.
1) No signals should be applied to the device (this includes clocks) before the power is applied.
2) The clock and reset must be applied to the device during power up. If the clock and reset are not applied during power up, high currents may flow damaging the device.
3) All of the configuration I/O pins of the device should be pulled up or pulled down through individual 10 K ohm resistors to limit current flow through the I/O sections. See Table below for the affected pins.

<table>
<thead>
<tr>
<th>Descriptive Name</th>
<th>Pin Number</th>
<th>Descriptive Name</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHAN_SEL1</td>
<td>77</td>
<td>VAD_EN</td>
<td>86</td>
</tr>
<tr>
<td>CHAN_SEL0</td>
<td>75</td>
<td>ENCODER_EN</td>
<td>24</td>
</tr>
<tr>
<td>CODEC_SEL1</td>
<td>85</td>
<td>SLEEP_EN</td>
<td>83</td>
</tr>
<tr>
<td>CODEC_SEL0</td>
<td>84</td>
<td>SLIP_EN</td>
<td>82</td>
</tr>
<tr>
<td>RATE_SEL4</td>
<td>74</td>
<td>SPFT_EN</td>
<td>79</td>
</tr>
<tr>
<td>RATE_SEL3</td>
<td>73</td>
<td>BAUD_SEL0</td>
<td>80</td>
</tr>
<tr>
<td>RATE_SEL2</td>
<td>72</td>
<td>BAUD_SEL1</td>
<td>81</td>
</tr>
<tr>
<td>RATE_SEL1</td>
<td>71</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RATE_SEL0</td>
<td>70</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
3.3 Clock and Reset Timing

To reset the AMBE-2020™ chip, the reset signal must be held low for a minimum of 50 µs. The recovery time from reset is approximately 95 msec. In other words, 95 msec after the rising edge of the reset signal the AMBE-2020™ starts processing PCM samples. The first packet will be ready after 252 PCM samples are read.

Figure 3-A X2/CLKIN and CLKOUT Timing Diagram

Table 3-A X2/CLKIN and CLKOUT Timing Parameters

<table>
<thead>
<tr>
<th>Reference</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_c(Cl)</td>
<td>Cycle time, X2/CLKIN</td>
<td>20</td>
<td>400</td>
<td>ns</td>
</tr>
<tr>
<td>t_f(Cl)</td>
<td>Fall time, X2/CLKIN</td>
<td>4</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_r(Cl)</td>
<td>Rise time, X2/CLKIN</td>
<td>4</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_w(ClI)</td>
<td>Pulse duration, X2/CLKIN low</td>
<td>6</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_w(ClH)</td>
<td>Pulse duration, X2/CLKIN high</td>
<td>6</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_p</td>
<td>Transitory phase, PLL lock-up time</td>
<td>50</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>t_d(ClI-Co)</td>
<td>Delay time, X2/CLKIN high/low to CLKOUT high/low</td>
<td>4</td>
<td>16</td>
<td>ns</td>
</tr>
<tr>
<td>t_d(CO)/t_d(CO)</td>
<td>Fall/Rise time, CLKOUT (typical is 2 ns)</td>
<td>4</td>
<td>16</td>
<td>ns</td>
</tr>
<tr>
<td>t_w(CoL)</td>
<td>Pulse duration, CLKOUT low</td>
<td>H-4</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t_w(CoH)</td>
<td>Pulse duration, CLKOUT high</td>
<td>H-4</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

- CLKOUT is shown for reference only it is not connected.
- H=7.629 ns
3.4 Associated Chip Delay

The associated delay due to the coding/decoding algorithm is shown below

**Encoder Delay**

- Algorithmic Delay = 32 ms
- Encoder Processing Delay = 11.5 ms

**Decoder Delay**

- Algorithmic Delay = 10 ms
- Decoder Processing Delay = 7.5 ms

**Total Delay** = 32 ms + 11.5 ms + 1 ms* + 10 ms + 7.5 ms = 62 ms

**Frame Processing Delay** = 11.5 ms (encoder) + 1 ms* + 7.5 ms = 20 ms

- 1 ms of idle time between encode and decode sequence.
3.5 Crystal / Oscillator Usage

The AMBE-2020™ Vocoder Chip has an input clock frequency of 16.384 MHz. Two options are outlined below in providing this signal. The CLOCK_MODE pin 51 must be set appropriately for the option used.

The following points should be noted when designing any printed circuit board layout:

- Keep the crystal and external capacitors as close to the X2/CLKIN and X1 pins as possible to minimize board stray capacitance.
- Keep X2/CLKIN and X1 away from high frequency digital traces (example CLKOUT) to avoid coupling.

3.5.1 TTL Clock Source

If CLOCK_MODE pin is low then a TTL/CMOS source is used as the clock input. Connect X2/CLKIN and X1 as follows:

![Figure 3-D X2/CLKIN and X1 with TTL Clock Source](image)

3.5.2 Crystal Oscillator

The Crystal Oscillator option is selected with CLOCK_MODE pin set to a high level. To use the crystal oscillator, connect the crystal across X2/CLKIN and X1 along with one external capacitor from each of these pins to ground. Recommended values for C1 and C2 is 10 pF.

![Figure 3-E X2/CLKIN and X1 with Crystal Oscillator](image)
3.6 Package Description

100 pin TQFP (Thin Quad Flat Pack)
All Dimensions are in millimeters

Figure 3-F Package Dimensions

Not Drawn to Scale
Figure 3-G Package Dimensions

**AMBE-2020-10** = The DVSI device part number.

**DVSI** = Digital Voice Systems, Incorporated

**D16877PZ-66** = Internal Texas Instruments part number for the AMBE-2020

A = WF Code

D = Die Rev Code

W = Die Shrink Code

**43AT3FW** = Lot Trace Code

43 = 2 Digit YR/MO Code (Updated Monthly)

AT3F = Assy Lot

W = Assy Site Code
3.7 Normal Operating Conditions

Table 3-C Normal Operating Conditions

<table>
<thead>
<tr>
<th>Normal Operating Conditions</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Voltage</td>
<td>3.3V</td>
</tr>
<tr>
<td>Operating Case Temperature Range</td>
<td>-40°C to 100°C</td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-55°C to 150°C</td>
</tr>
</tbody>
</table>

3.8 Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to Absolute Maximum Ratings for extended periods can aversely affect device reliability.

Table 3-D Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Absolute Maximum Ratings</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Range on any Pin with Respect to Ground</td>
<td>-0.3V to 4.6V</td>
</tr>
</tbody>
</table>

3.9 Electrical Characteristics and Requirements

Table 3-E Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Nom</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( DV_{DD} ) Device Supply Voltage</td>
<td>3</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>( V_{SS} ) Supply Voltage, GND</td>
<td>-</td>
<td>0</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>( V_{IH} ) High-level input voltage, I/O</td>
<td>2.5</td>
<td>-</td>
<td>( DV_{DD} + 0.3 )</td>
<td>V</td>
</tr>
<tr>
<td>All other inputs</td>
<td>2.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{IL} ) Low-level input voltage</td>
<td>-0.3</td>
<td>-</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>( I_{OH} ) High-level output current</td>
<td>-</td>
<td>-</td>
<td>-300</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>( I_{OL} ) Low-level output current</td>
<td>-</td>
<td>-</td>
<td>1.5</td>
<td>mA</td>
</tr>
</tbody>
</table>
Table 3-F Electrical Characteristics over Recommended Operating Case Temperature Range
(Unless Otherwise Noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Conditions</th>
<th>MIN</th>
<th>TYP†</th>
<th>MAX</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{OH} )  High-level output voltage‡</td>
<td>( V_{DD} = 3.3 \pm V, I_{OH} = \text{MAX} )</td>
<td>2.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( V_{OL} )  Low-level output voltage‡</td>
<td>( I_{OL} = \text{MAX} )</td>
<td></td>
<td>0.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( I_X )  Input current in high impedance ((V_{I} = V_{SS} \text{ to } V_{DD}))</td>
<td>( V_{DD} = \text{MAX, } V_{I} = V_{SS} \text{ to } V_{DD} )</td>
<td>-10</td>
<td>10</td>
<td></td>
<td>( \mu \text{A} )</td>
</tr>
<tr>
<td>( C_i )  Input capacitance</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>( C_o )  Output capacitance</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
</tbody>
</table>

† All values are typical unless otherwise specified.

3.10 Thermal Resistance Characteristics

<table>
<thead>
<tr>
<th>Thermal Resistance Characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{TJA} ) 58 °C/W</td>
</tr>
<tr>
<td>( R_{TJC} ) 10 °C/W</td>
</tr>
</tbody>
</table>

Table 3G Thermal Resistance Characteristics
4 Channel Interface

4.1 Overview

The Channel Interface is the general term used for the interface for the compressed bits coming from the encoder and the compressed bits going to the decoder. This same interface is also used to output status information from the encoder and decoder such as whether a DTMF tone has just been detected in the speech input, or whether the decoder has detected and synthesized a frame of silence. Additionally, this interface is used to perform more complex control operations on both the encoder and decoder (usually at start-up). These control functions include speech data and FEC rate control.

It is important to realize that not all data being output from the AMBE-2020™ is intended for transmission over the channel. Status type of data is typically only useful at the ‘local’ end. In most voice transmission systems, the actual encoded bits are extracted from the channel formatting, combined into the systems transmission stream, sent over the transmission path, extracted from the transmission path at the receiving end, and reassembled into the AMBE-2020™’s channel format for synthesis by the decoder.

Figure 4-A Channel Interface Overview

<table>
<thead>
<tr>
<th>Typical Voice Frame Output From Encoder</th>
<th>System extracts relevant Voice Data bits and formats them for transmission over Channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overhead Data (Header, Status)</td>
<td>Voice Data (40 to 192 bits)</td>
</tr>
</tbody>
</table>

Transmission Channel

<table>
<thead>
<tr>
<th>System Overhead</th>
<th>System extracts relevant Voice Data bits and formats them for input into the Decoder adding Header and Control Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voice Data (40 to 192 bits)</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Typical Voice Frame Input to the Decoder</th>
<th>System extracts relevant Voice Data bits and formats them for transmission over Channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overhead Data (Header, Control)</td>
<td>Voice Data (40 to 192 bits)</td>
</tr>
</tbody>
</table>

DVSI Confidential Proprietary, Subject to Change
Visit us at www.dvsinc.com
4.2 Serial Configuration Selection

The hardware interface to the Channel Interface is configured as a serial interface based exclusively on the hardware settings of CHAN_SEL[1-0]. See Table 4-A.

**Table 4-A Channel Interface Selection Table**

<table>
<thead>
<tr>
<th>Port Type</th>
<th>CHAN_SEL1 (pin 77)</th>
<th>CHAN_SEL0 (pin 75)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active Framed</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Active Unframed</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Passive Framed</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Passive Unframed</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Table 4-B Unframed Bit per Word Selection Table**

<table>
<thead>
<tr>
<th>Number of Voice Data Bits per Word</th>
<th>Interface Select Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>BAUD_SEL1 (pin 81)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
</tr>
</tbody>
</table>

All transfers occur through a serial port. The serial port inputs and outputs a 16 bit word for every write and read strobe signal respectively. Serial mode can be **framed** or **unframed**. Within the **unframed** mode, the data is input and output in 16 bits words still but with only 1 to 4 voice data bits carried within each word. These four configurations can be seen in Table 4-B. See section 4.3 for all the details on the serial interface.
4.3 Channel Serial Mode

The signals in Table 4-C make up the serial channel interface. The serial channel mode transfers data in and out of the AMBE-2020™ using 16 bit words on the two data lines CHAN_RX_DATA and CHAN_TX_DATA. The selection of the framed or unframed format of this data is made using information in Table 4-A.

Table 4-C Channel Serial Interface Pin Descriptions

<table>
<thead>
<tr>
<th>Pin Symbol</th>
<th>Pin Direction</th>
<th>Pin Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EPR</td>
<td>Out</td>
<td>20</td>
<td>Encoder Packet Ready: Following a reset, this output signal will have a high to low transition to indicate that the encoder has a frame of data to output. The next packet will be ready approximately 20 msec later. See Note 1.</td>
</tr>
<tr>
<td>CHAN_RX_DATA</td>
<td>In</td>
<td>32</td>
<td>Serial Data Input: 16 bits of channel data are input on CHAN_RX_DATA, synchronous to CHAN_RX_CLK, with each CHAN_RX_STRB pulse.</td>
</tr>
<tr>
<td>CHAN_RX_CLK</td>
<td>In</td>
<td>28</td>
<td>Serial Input Clock: In coordination with CHAN_RX_STRB, CHAN_RX_DATA is latched by the AMBE-2020™ on the falling edges of CHAN_RX_CLK.</td>
</tr>
<tr>
<td>CHAN_RX_STRB</td>
<td>In</td>
<td>30</td>
<td>Input (Write) Data Strobe: This signal indicates to the AMBE-2020™ when the data on CHAN_RX_DATA will be latched by CHAN_RX_CLK. See figure 4-B.</td>
</tr>
<tr>
<td>CHAN_TX_DATA</td>
<td>Out</td>
<td>42</td>
<td>Serial Data Output: 16 bits of channel data are output on CHAN_TX_DATA, synchronous to CHAN_TX_CLK, with each CHAN_TX_STRB pulse.</td>
</tr>
<tr>
<td>CHAN_TX_CLK</td>
<td>In</td>
<td>34</td>
<td>Serial Output Clock: In coordination with CHAN_TX_STRB, the data on CHAN_TX_DATA is output by the AMBE-2020™ on the rising edges of CHAN_TX_CLK.</td>
</tr>
<tr>
<td>CHAN_TX_STRB</td>
<td>Active Output/Passive Input</td>
<td>38</td>
<td>Output (Read) Data Strobe: This signal indicates to the AMBE-2020™ when to bring the data to the CHAN_TX_DATA pin. See figure 4-B.</td>
</tr>
</tbody>
</table>

Note 1: The AMBE-2020™ expects an encoder packet to be read approximately every 20 msec. Following the initial reset, wait for EPR to go low and read the initial packet (t0). 20 msec later, the next packet (t1) should be ready. For packet t1 and all following packets use the procedure below:

1) Wait for slightly less than 20 msec.
2) Assert CHAN_TX_STB and read word on CHAN_TX_DATA.
3) If transmitted word not 0x13EC, discard it and repeat step 2.
4) If transmitted word 0x13EC, read 23 more words (rest of packet).

A new packet should be ready every 20 msec after the initial EPR high to low transition. A packet read should take place every 20 msec. If there is a delay in the read (i.e. a packet is missed), it is recommended that the device be reset.
4.3.1 Low Level Timing for Passive and Active Serial Mode

Figure 4-B Low Level Timing for Passive and Active Serial Mode

Table 4-D Switching Characteristics Over Recommended Operating Conditions for Serial Port Receive

<table>
<thead>
<tr>
<th>Reference</th>
<th>Parameter</th>
<th>3.3 Volts</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_h(FSR)</td>
<td>Hold time, FSR after CLKR falling edge</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ns</td>
<td>ns</td>
</tr>
<tr>
<td>t_h(DR)</td>
<td>Hold time, DR after CLKR falling edge</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ns</td>
<td>ns</td>
</tr>
</tbody>
</table>
### Table 4-E Switching Characteristics Over Recommended Operating Conditions for Serial Port Receive

<table>
<thead>
<tr>
<th>Reference</th>
<th>Parameter</th>
<th>3.3 Volts</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>t_d(DX)</td>
<td>Delay time, DX valid after CLKX rising (Passive Mode)</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>t_c(SCK)</td>
<td>Cycle time, serial port clock</td>
<td>6H</td>
<td>ns</td>
</tr>
<tr>
<td>t_f(SCK)</td>
<td>Fall time, serial port clock</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_r(SCK)</td>
<td>Rise time, serial port clock</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_w(SCK)</td>
<td>Pulse duration, serial port clock low/ high</td>
<td>3H</td>
<td>ns</td>
</tr>
<tr>
<td>t_s(FSR)</td>
<td>Setup time, FSR before CLKR falling edge</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_s(DR)</td>
<td>Setup time, DR before CLKR falling edge</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_d(FSX)</td>
<td>Delay time, CLKX rising to FSX</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>t_d(DX)</td>
<td>Delay time, CLKX rising to DX (Active Mode)</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>t_h(FSX)</td>
<td>Hold time, FSX after CLKX falling edge</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_h(DX)</td>
<td>Hold time, FSX after CLKX rising edge</td>
<td>2H-5</td>
<td>ns</td>
</tr>
<tr>
<td>t_d(DX)</td>
<td>Disable time, CLKX rising to DX</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>t_h(DX)</td>
<td>Hold time, DX valid after CLKX rising edge</td>
<td>-5</td>
<td>ns</td>
</tr>
</tbody>
</table>

- Note: H = 7.629 ns; however, do not operate serial clocks any faster than 2.048 MHz. Thus t_c(SCK) should be a minimum of 488.3 nsec.
5 Channel Data Format

The channel interface is responsible for outputting the compressed data from the encoder and inputting compressed data to the decoder. In addition to these most basic functions the channel interface is also capable of reporting certain events, such as the detection of a DTMF tone. The channel interface can also control certain selectable functions of the AMBE-2020™, such as the voice coding rate. This chapter will describe how the AMBE-2020™ uses the channel interface to multiplex these capabilities.

There are two formats to the data, **Framed** and **Unframed**, both of which operate in serial mode. Generally speaking the **Unframed** mode is used only when the connection between the AMBE-2020™ and the channel under design is relatively direct, and the designer wants to simplify the extraction of the relevant voice data. In this mode configuration is accomplished using hardwired pins. In most cases, when a controller is present between the AMBE-2020™ and the channel, the system designer will find that using the **Framed** format is more flexible.

5.1 Framed Format

The **Framed** format is a 24 by sixteen-bit word format for a total of 48 bytes or 384 bits. Every 20 milliseconds either the encoder outputs 24 sixteen-bit words, or the decoder expects to receive 24 words depending which mode the chip is in (encode only or decode only). The format of the input and output frames are detailed below. The first 12 sixteen bit words are made up of header, ID and status or control information. The remaining 12 sixteen bit words make up the encoded data bit field. These 12 words, or 192 bits, will be fully populated with relevant voice data only when the AMBE-2020™ is operating in a 9600bps mode (9600 bits/sec ÷ 50 frames/sec = 192 bits/frame). Otherwise, when the data rate is less than 9600bps, the coded voice bits are filled starting from the MSB of the first word in the field, leaving any unused bits as zeros. It is important to note here that even when the AMBE-2020™ is operating at less than 9600bps, all 384 bits of the **Framed** format (including any unused trailing zeros) must be transferred out of the encoder and into the decoder.

5.2 Framed Input Format

In Figure 5-A we see the format of the **Framed** input. Keep in mind that even though the channel data in this **Framed** input format is closely associated with the decoder, the control information will apply to both encoder and decoder functions.
5.2.1 Framed Input: Word 0 : Header
The decoder uses the header information to synchronize with the beginning of each 20 millisecond frame. this 16 bit word **MUST** be 0x13EC.

5.2.2 Framed Input: Word 1 : Power Control ID
Set the 8-bit Power Control ID field to 0x00 for normal use. For Power Down Mode, set this value to 0x55. This causes the AMBE-2020™ to enter low power mode. To exit low power mode, the device must be reset through the hardware.

### Table 5-A Framed Input : Power Control ID Values Summary

<table>
<thead>
<tr>
<th>ID</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>Voice Data</td>
<td>This ID value instructs AMBE-2020™ to operate in normal fashion</td>
</tr>
<tr>
<td>0x55</td>
<td>Low Power Mode</td>
<td>When this mode is activated the AMBE-2020™ Vocoder Chip will go into a mode which conserves power, where no voice packets are being processed.</td>
</tr>
</tbody>
</table>
5.2.3 Framed Input: Word 1 : Control Word 1

Use the 8-bit control word to set various functions.

<table>
<thead>
<tr>
<th>Table 5-B Control Word 1 Format</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Control Word 1 – 8-bits (See Table 1-F)</strong></td>
</tr>
<tr>
<td>7: MSB</td>
</tr>
<tr>
<td>Lost Frame Indicator</td>
</tr>
</tbody>
</table>

**Lost Frame Indicator** : Setting the Lost Frame Indicator bit to a 1 will cause the AMBE-2020™ decoder to construct the voice frame using the parameters from the previous frame. This is an effective way to mask the effects of short periods of data loss. This bit should be set by the user when channel data is lost or corrupted. It works by replacing the frame of corrupted data with the previous, intact, frame.

**Comfort Noise Insertion (CNI)** : Setting the CNI bit will cause the decoder to output a frame of comfort noise. This bit is used with systems that are capable of discontinuous transmission (DTX).

5.2.4 Framed Input: Words 2-6 : Rate Information

Rate Info 0, Rate Info 1, Rate Info 2, Rate Info 3, Rate Info 4

The initial rate of the AMBE-2020™ is set through the hardware pins RATE_SEL[4-0] (see Section 7.2 and Tables 7-A and 7-B) after resetting the device. The coding rate can be modified for both the encoder and the decoder by sending a framed packet to the input channel interface. The Rate Selector control field (described in section 5.2.9) determines where to apply the rate change. Particular attention must be paid to this field when using the BER reporting fields (section 5.3).

The AMBE-2020™ used these five words to set the source and FEC coding rates. Tables 5-C and 5-D list predefined value for various source and FEC rates. These are only a representation of the most common rates that are requested. Please contact DVSI for additional rate information if the desired rates are not listed. The software configurations in Table 5-C are compatible for use with the AMBE-1000™ (using AMBE™ technology). If compatibility is not an issue, use the software codes in Table 5-D to select speech and FEC rates to optimize use of the AMBE-2020™ (using AMBE+™ technology).
### Table 5-C Rate Selection Using Rate Info 0-4, compatible w/ AMBE-1000™ (AMBE)

<table>
<thead>
<tr>
<th>Rate Info 0</th>
<th>Rate Info 1</th>
<th>Rate Info 2</th>
<th>Rate Info 3</th>
<th>Rate Info 4</th>
<th>Speech Rate (bps)</th>
<th>FEC Rate (bps)</th>
<th>Total Rate (bps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x9030</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x4330</td>
<td>2400</td>
<td>0</td>
<td>2400</td>
</tr>
<tr>
<td>0x902f</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x6930</td>
<td>2350</td>
<td>50</td>
<td>2850</td>
</tr>
<tr>
<td>0x9348</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x6f48</td>
<td>3600</td>
<td>0</td>
<td>3600</td>
</tr>
<tr>
<td>0x9243</td>
<td>0x0080</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x5348</td>
<td>3350</td>
<td>250</td>
<td>3600</td>
</tr>
<tr>
<td>0xab50</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x3950</td>
<td>4000</td>
<td>0</td>
<td>4000</td>
</tr>
<tr>
<td>0x934b</td>
<td>0x0080</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x3950</td>
<td>3750</td>
<td>250</td>
<td>4000</td>
</tr>
<tr>
<td>0xab60</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x7f60</td>
<td>0x0000</td>
<td>4800</td>
<td>0</td>
<td>4800</td>
</tr>
<tr>
<td>0xab5b</td>
<td>0x0080</td>
<td>0x0000</td>
<td>0x6860</td>
<td>0x0000</td>
<td>4550</td>
<td>250</td>
<td>4800</td>
</tr>
<tr>
<td>0x9348</td>
<td>0x2030</td>
<td>0x0000</td>
<td>0x7060</td>
<td>0x0000</td>
<td>3600</td>
<td>1200</td>
<td>4800</td>
</tr>
<tr>
<td>0x923e</td>
<td>0x2800</td>
<td>0x0000</td>
<td>0x7460</td>
<td>0x0000</td>
<td>3100</td>
<td>1700</td>
<td>4800</td>
</tr>
<tr>
<td>0xab53</td>
<td>0x2c00</td>
<td>0x0000</td>
<td>0x5660</td>
<td>0x0000</td>
<td>4150</td>
<td>2250</td>
<td>6400</td>
</tr>
<tr>
<td>0xab58</td>
<td>0x3000</td>
<td>0x0000</td>
<td>0x4490</td>
<td>0x0000</td>
<td>4400</td>
<td>2800</td>
<td>7200</td>
</tr>
<tr>
<td>0xb94b</td>
<td>0x0080</td>
<td>0x0000</td>
<td>0x49a0</td>
<td>0x0000</td>
<td>7750</td>
<td>250</td>
<td>8000</td>
</tr>
<tr>
<td>0xab5d</td>
<td>0x3400</td>
<td>0x0000</td>
<td>0x31a0</td>
<td>0x0000</td>
<td>4650</td>
<td>3350</td>
<td>7900</td>
</tr>
<tr>
<td>0xfb4c</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x72c0</td>
<td>0x0000</td>
<td>9600</td>
<td>0</td>
<td>9600</td>
</tr>
<tr>
<td>0xab16</td>
<td>0xe400</td>
<td>0x0000</td>
<td>0x67c0</td>
<td>0x0000</td>
<td>4850</td>
<td>4750</td>
<td>9600</td>
</tr>
</tbody>
</table>

### Table 5-D Rate Selection Using Rate Info 0-4, AMBE-2020™ only (AMBE+)

<table>
<thead>
<tr>
<th>Rate Info 0</th>
<th>Rate Info 1</th>
<th>Rate Info 2</th>
<th>Rate Info 3</th>
<th>Rate Info 4</th>
<th>Speech Rate (bps)</th>
<th>FEC Rate (bps)</th>
<th>Total Rate (bps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0028</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x6428</td>
<td>2000</td>
<td>0</td>
<td>2000</td>
</tr>
<tr>
<td>0x5048</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x3948</td>
<td>3600</td>
<td>0</td>
<td>3600</td>
</tr>
<tr>
<td>0x1030</td>
<td>0x0001</td>
<td>0x0000</td>
<td>0x4230</td>
<td>0x0048</td>
<td>2400</td>
<td>1200</td>
<td>3600</td>
</tr>
<tr>
<td>0x1030</td>
<td>0x4000</td>
<td>0x0000</td>
<td>0x0048</td>
<td>0x0000</td>
<td>2400</td>
<td>1200**</td>
<td>3600</td>
</tr>
<tr>
<td>0x5250</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x4150</td>
<td>0x0000</td>
<td>4000</td>
<td>0</td>
<td>4000</td>
</tr>
<tr>
<td>0x1030</td>
<td>0x0001</td>
<td>0x0000</td>
<td>0x341a</td>
<td>0x6750</td>
<td>2400</td>
<td>1600</td>
<td>4000</td>
</tr>
<tr>
<td>0x5360</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x66c0</td>
<td>0x0000</td>
<td>4800</td>
<td>0</td>
<td>4800</td>
</tr>
<tr>
<td>0x2550</td>
<td>0x2010</td>
<td>0x0000</td>
<td>0x7460</td>
<td>0x0000</td>
<td>4000</td>
<td>800</td>
<td>4800</td>
</tr>
<tr>
<td>0x5048</td>
<td>0x0001</td>
<td>0x0000</td>
<td>0x2412</td>
<td>0x6860</td>
<td>3600</td>
<td>1200</td>
<td>4800</td>
</tr>
<tr>
<td>0x1030</td>
<td>0x0005</td>
<td>0x180c</td>
<td>0x3018</td>
<td>0x7360</td>
<td>2400</td>
<td>2400</td>
<td>4800</td>
</tr>
<tr>
<td>0x6680</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x6c80</td>
<td>0x0000</td>
<td>6400</td>
<td>0</td>
<td>6400</td>
</tr>
<tr>
<td>0x5250</td>
<td>0x0001</td>
<td>0x0000</td>
<td>0x542a</td>
<td>0x5280</td>
<td>4000</td>
<td>2400</td>
<td>6400</td>
</tr>
<tr>
<td>0x5258</td>
<td>0x0009</td>
<td>0x1e0c</td>
<td>0x4127</td>
<td>0x7390</td>
<td>4400</td>
<td>2800</td>
<td>7200</td>
</tr>
<tr>
<td>0x7fa0</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x52a0</td>
<td>0x0000</td>
<td>8000</td>
<td>0</td>
<td>8000</td>
</tr>
<tr>
<td>0x5250</td>
<td>0x0005</td>
<td>0x2010</td>
<td>0x6834</td>
<td>0x72a0</td>
<td>4000</td>
<td>4000</td>
<td>8000</td>
</tr>
<tr>
<td>0x7fc0</td>
<td>0x0000</td>
<td>0x0000</td>
<td>0x69c0</td>
<td>0x0000</td>
<td>9600</td>
<td>0</td>
<td>9600</td>
</tr>
<tr>
<td>0x5048</td>
<td>0xe000</td>
<td>0x4010</td>
<td>0x682e</td>
<td>0x65c0</td>
<td>3600</td>
<td>6000</td>
<td>9600</td>
</tr>
<tr>
<td>0x1030</td>
<td>0xe000</td>
<td>0x681a</td>
<td>0x511b</td>
<td>0x76c0</td>
<td>2400</td>
<td>7200</td>
<td>9600</td>
</tr>
</tbody>
</table>

* FEC is a convolutional code  
** FEC is a block code

### 5.2.5 Framed Input: Word 7 : Unused in Input

Should be set to 0x0000

### 5.2.6 Framed Input: Word 8 : Unused in Input

Should be set to 0x0000

### 5.2.7 Framed Input: Word 9 : Unused in Input

Should be set to 0x0000
5.2.8 Framed Input: Word 10 : DTMF Control

Use this word to set DTMF tones. See Table 5-F for a list of tones and their corresponding values.

<table>
<thead>
<tr>
<th>Table 5-E DTMF Control Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTMF Control – 16-bits</td>
</tr>
<tr>
<td>15: MSB 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0: LSB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 5-F DTMF Codes for Digit Detect/ Generate</th>
</tr>
</thead>
<tbody>
<tr>
<td>DTMF Code</td>
</tr>
<tr>
<td>-----------</td>
</tr>
<tr>
<td>0x80</td>
</tr>
<tr>
<td>0x84</td>
</tr>
<tr>
<td>0x88</td>
</tr>
<tr>
<td>0x81</td>
</tr>
<tr>
<td>0x85</td>
</tr>
<tr>
<td>0x89</td>
</tr>
<tr>
<td>0x82</td>
</tr>
<tr>
<td>0x86</td>
</tr>
<tr>
<td>0x8A</td>
</tr>
<tr>
<td>0x87</td>
</tr>
<tr>
<td>0x83</td>
</tr>
<tr>
<td>0x8B</td>
</tr>
<tr>
<td>0x8C</td>
</tr>
<tr>
<td>0x8D</td>
</tr>
<tr>
<td>0x8E</td>
</tr>
<tr>
<td>0x8F</td>
</tr>
<tr>
<td>0xff</td>
</tr>
</tbody>
</table>

To generate no tones, set the DTMF Code to 0xff. Dial, ring, and busy tones are standard North American call progress tones. An expanded list of tones and values can be found in the Appendices, Section 8.4.

**DTMF Amplitude**

The DTMF Amplitude runs from 3 to –60 dBm0. The value is a signed byte. So 0x03 = 3, 0x00 = 0, 0xff = -1, 0xc4 = -60.

5.2.9 Framed Input: Word 11 : Control Word 2

<table>
<thead>
<tr>
<th>Table 5-G Control Word 2 Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control Word 2 – 16-bits</td>
</tr>
<tr>
<td>Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

**Decoder output volume control**

The default gain value is set to 0x80h
Rate Information Selector (RIS):
Use these 2 bits to select which part(s) of the vocoder will be affected by the rate selection words.

<table>
<thead>
<tr>
<th>value</th>
<th>Area Controlled</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>Encoder and Decoder</td>
</tr>
<tr>
<td>0x1</td>
<td>Encoder only</td>
</tr>
<tr>
<td>0x2</td>
<td>Decoder only</td>
</tr>
<tr>
<td>0x3</td>
<td>Neither Encoder nor Decoder</td>
</tr>
</tbody>
</table>

Encoder Enable (EE):
Set this bit to 1 AND set the Encoder Enable Pin (ENCODER_EN, pin 24, see section 3.2) to 1 to enable the encoder and disable the decoder on a frame by frame basis. Set this bit to 0 to enable the decoder and disable the encoder. This must be set to the desired function in every packet sent to continue use.

Sleep (SL):
Set this bit to 1 to enter Sleep mode on a frame by frame basis. Sleep is a low power mode, not to be confused with Power Down Mode. The sleep function must be enabled in every packet to continue in sleep mode. Set this bit to 0 to exit Sleep mode.

VAD:
In order to set the Voice Activity Detector on, set the VAD to 1. To turn the Voice Activity Detector off, set the VAD to 0.

5.2.10 Framed Input: Words 12-23: Channel Data
This is the field that contains the actual coded bits. Input of the data begins with the MSB of the first word in this field and continues through with the final bit output being the LSB of the final word. If the data rate selected is less than 9600bps then the unused bits in each frame are zero and populate the end of the field. As is noted in the Channel Interface definitions, these unused bits must still be clocked out of the AMBE-2020™. The packet must always consist of 24 word

5.3 Framed Output Format
The format for framed output data is shown in Figure 5-B. Only the bits in the Channel data field are transmitted along with framing information (data used to locate the start of each frame for proper reconstruction at the decoder) over the channel. The first 192 bits provide overhead information which is sometimes useful to the host but is generally not transmitted over the channel.
5.3.1 Framed Output: Word 0: Header
The header is a 16 bit word that begins each valid frame corresponding to 20 milliseconds of speech. This field will always be 0x13EC.

5.3.2 Framed Output: Word 1: Power Control ID
The encoder will always use 0x00 in the 8-bit field of an output frame.

5.3.3 Framed Output: Word 1: Control Word 1
This 8-bit control word indicates the activity of various functions.

### Table 5-J Control Word 1 Format

<table>
<thead>
<tr>
<th>Control Word 1 – 8-bits (See Table 1-A)</th>
</tr>
</thead>
</table>

**Decoder Frame Repeat:** When the Decoder Frame Repeat flag is set to 1, the decoder is reporting that the last frame decoded was a repeat of the previous frame.

**Decoder Silence Detect:** When the Decoder Silence Detect flag is set to 1, the decoder is reporting that the last frame decoded was a comfort noise frame.

**Encoder DTMF Detect:** The Encoder DTMF Detected Flag will be set to a 1 when the encoder detects a DTMF tone.
**Encoder Silence Detect**: The Encoder Silence Detected Flag will be set to 1 when no voice activity is detected. The Silence Detect option is controlled by and can be disabled by the VAD as described in section 5.2.9.

5.3.4 Framed Output: Words 2-6 : Rate Information

Rate Info 0, Rate Info 1, Rate Info 2, Rate Info 3, Rate Info 4.

Words 2-6 in the packet indicate the rate at which the AMBE-2020™ encoder is operating. These words are output. See tables 5-C and 5-D for corresponding values.

5.3.5 Framed Output: Word 7 : Bit Error Rate

This status field is used for the decoder to report bit error information. The 16 bit number output is used to compute the BER using the following calculation

\[ \% \text{BER} = \frac{\text{Word 7}}{32768} \times 100 \]

This status field works in conjunction with the RIS bits in control word 2. Every time the RIS bits are set to any value other than 0x3, this field is reset. The BER is calculated only when using FEC provided by the AMBE-2020™.

5.3.6 Framed Output: Word 8 : Soft Decision Distance

This status field is used in conjunction with hardware pin 79 SOFT_EN. This field is used to report the soft decision distance for the most recent frame.

This status field works in conjunction with the RIS bits in control word 2. Every time the RIS bits are set to any value other than 0x3, this field is reset. The Soft decision Distance is calculated only when using Soft Decision decoding provided by the AMBE-2020™.

5.3.7 Framed Output: Word 9 : Detected Bit Errors

This status field is used to report the number of detected bit errors in the current frame.

This status field works in conjunction with the RIS bits in control word 2. Every time the RIS bits are set to any value other than 0x3, this field is reset. The number of bit errors is calculated only when using FEC provided by the AMBE-2020™.

5.3.8 Framed Output: Word 10 : DTMF Control

This word corresponds to the DTMF Detection capabilities of the vocoder. It uniquely identifies specific tones recognized by the encoder. See table 5-M for a list of tones and their corresponding values.
### Table 5-K DTMF Tone Detection Parameters

<table>
<thead>
<tr>
<th>DTMF Tone Detection Requirement</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum Input Level</td>
<td>-25 dBm0</td>
<td>An input signal shall not be rejected as a DTMF tone if its amplitude is greater than -25 dBm0 (maximum sinusoid dBm0 is defined as +3.17 dBm0).</td>
</tr>
<tr>
<td>Minimum Signal to Noise Distortion ratio</td>
<td>15 dB</td>
<td>In order for an input signal to correspond to a valid DTMF tone, the ratio of inband to out-of-band energy must be greater than 15dB. Inband energy is defined to be the energy in frequency components within ±3.5% of the two frequencies defined by the DTMF frequencies. Out-of-band energy is defined to be the total energy minus the inband energy.</td>
</tr>
<tr>
<td>Minimum Frequency Tolerance</td>
<td>±1.5%</td>
<td>An input signal shall not be rejected as a DTMF tone if both of its principal frequency components are within ±1.5% of the frequencies needed for the DTMF tone.</td>
</tr>
<tr>
<td>Maximum Frequency Tolerance</td>
<td>±3.5%</td>
<td>An input signal shall be rejected as a DTMF tone if either of its principal frequency components are outside ±3.5% of the frequencies needed for the DTMF tone.</td>
</tr>
<tr>
<td>Normal Twist Range</td>
<td>8-10 dB</td>
<td>An input signal does not correspond to a valid DTMF tone if the energy contained within the low frequency band is more than 10 dB greater than the energy contained in the high frequency band. An input signal shall not be rejected as a DTMF if energy contained within the low frequency band is less than 8 dB greater than the energy contained in the high frequency band. Each low and high frequency band is limited to ±3.5% of the frequencies needed for the DTMF tone.</td>
</tr>
<tr>
<td>Reverse Twist Range</td>
<td>4-10 dB</td>
<td>An input signal does not correspond to a valid DTMF tone if the energy contained within the high frequency band is more than 10 dB greater than the energy contained in the low frequency band. An input signal shall not be rejected as a DTMF if energy contained within the high frequency band is less than 4 dB greater than the energy contained in the low frequency band. Each low and high frequency band is limited to ±3.5% of the frequencies needed for the DTMF tone.</td>
</tr>
<tr>
<td>Minimum Tone Duration</td>
<td>45 mS</td>
<td>An input signal shall not be rejected as a DTMF tone as long as its time duration is greater than 45 mS. In addition a minimum of two frames will be transmitted of the DTMF tone if a valid tone is detected. The duration of a tone is defined by the points at which the envelope is 20 dB below its peak value.</td>
</tr>
</tbody>
</table>

### Table 5-L DTMF Control Format

<table>
<thead>
<tr>
<th>DTMF Control – 8-bits (See Table 1-F)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15: MSB 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0: LSB</td>
</tr>
</tbody>
</table>

DTMF Amplitude | DTMF Digit Detect/ Generate
Table 5-M DTMF Codes for Digit Detect/Generate

<table>
<thead>
<tr>
<th>DTMF Code</th>
<th>DTMF Digit</th>
<th>Frequency 1 (Hz)</th>
<th>Frequency 2 (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x80</td>
<td>1</td>
<td>1209</td>
<td>697</td>
</tr>
<tr>
<td>0x84</td>
<td>2</td>
<td>1336</td>
<td>697</td>
</tr>
<tr>
<td>0x88</td>
<td>3</td>
<td>1477</td>
<td>697</td>
</tr>
<tr>
<td>0x81</td>
<td>4</td>
<td>1209</td>
<td>770</td>
</tr>
<tr>
<td>0x85</td>
<td>5</td>
<td>1336</td>
<td>770</td>
</tr>
<tr>
<td>0x89</td>
<td>6</td>
<td>1477</td>
<td>770</td>
</tr>
<tr>
<td>0x82</td>
<td>7</td>
<td>1209</td>
<td>852</td>
</tr>
<tr>
<td>0x86</td>
<td>8</td>
<td>1336</td>
<td>852</td>
</tr>
<tr>
<td>0x8A</td>
<td>9</td>
<td>1477</td>
<td>852</td>
</tr>
<tr>
<td>0x87</td>
<td>0</td>
<td>1336</td>
<td>941</td>
</tr>
<tr>
<td>0x83</td>
<td>*</td>
<td>1209</td>
<td>941</td>
</tr>
<tr>
<td>0x8B</td>
<td>#</td>
<td>1477</td>
<td>941</td>
</tr>
<tr>
<td>0x8C</td>
<td>A</td>
<td>1633</td>
<td>697</td>
</tr>
<tr>
<td>0x8D</td>
<td>B</td>
<td>1633</td>
<td>770</td>
</tr>
<tr>
<td>0x8E</td>
<td>C</td>
<td>1633</td>
<td>852</td>
</tr>
<tr>
<td>0x8F</td>
<td>D</td>
<td>1633</td>
<td>941</td>
</tr>
<tr>
<td>0xff</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If no tones are detected, the DTMF code is set to 0xFF. Dial, ring, and busy tones are standard North American call progress tones. An expanded list of tones and values can be found in the Appendices, Section 8.4.

DTMF Amplitude

The DTMF Amplitude runs from 3 to –60 dBm0. The value is a signed byte. So 0x03 = 3, 0x00 = 0, 0xff = -1, 0xc4 = -60.

5.3.9 Framed Output: Word 11: Control Word 2

Table 5-N Control Word 2 Format

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Unused</td>
<td>Unused</td>
<td>Unused</td>
<td>SL</td>
<td>EE</td>
<td>RIS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Decoder Output Volume Control

Rate Information Selector (RIS):

This field is used to indicate which part of the device is affected by words 2-6, the rate control words.

Table 5-O Rate Information Selection Codes

<table>
<thead>
<tr>
<th>value</th>
<th>Area Controlled</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>Encoder and Decoder</td>
</tr>
<tr>
<td>0x1</td>
<td>Encoder only</td>
</tr>
<tr>
<td>0x2</td>
<td>Decoder only</td>
</tr>
<tr>
<td>0x3</td>
<td>Neither Encoder nor Decoder</td>
</tr>
</tbody>
</table>
Encoder Enable (EE):
A value of 1 in the EE field of Framed output Word 11 Control Word 2 indicates that the Decoder was enabled and the Encoder did not run.

Sleep (SL):
A 1 in this field indicates the device has been put into sleep mode.

Decoder Output Volume Control: Indicates the current decoder volume.

5.3.10 Framed Output: Words 12-23 : Channel Data
This is the field that contains the actual coded bits. Output of the data begins with the MSB of the first word in this field and continues through with the final bit output being the LSB of the final word. If the data rate selected is less than 9600bps then the unused bits in each frame are zero and populate the end of the field. As is noted in the Channel Interface definitions, these unused bits must still be clocked out of the AMBE-2020™. The packet must always consist of 24 words.

5.4 Unframed Serial Format
The Unframed Format for the channel data is useful for applications which desire minimal glue logic between the AMBE-2020™ and the channel hardware. The use of minimal hardware in place of a microcontroller can be realized using this data format. Another distinct difference in this data format is that framing information (data which carries the positional information relating to the coded bits) is embedded into the data stream itself. Using this data format, the system designer need only transfer the coded data itself. A single bit from each frame is ‘borrowed’ from the voice data to embed the framing information. Keep in mind that this ‘borrowed’ bit reduces the effective voice coding rate quality by 50 bits per second. For example, a system with no FEC running at 2450 bps in Unframed mode will sound equivalent to one running at 2400 bps in Framed mode.

The designer should also be aware that it takes approximately 15 frames (300 milliseconds) for the decoder to attain synchronization with the incoming stream before it can output synthesized speech. Systems which are attempting to save power by shutting down transmission during periods of silence, and then resuming during periods of speech can not handle this 300 millisecond delay for each synchronization, and thus should use Framed mode with a more sophisticated framing method.

The 16 bit per word format, pictured in Section 5.2, is maintained in this mode but only a fraction of the full 16 bits is used to transfer the coded data. The user selects whether 1, 2, 3 or 4 bits will be transferred in each word based on pins BAUD_SEL[0:1] Table 4-B. IMPORTANT: The voice coding data rate selected must be evenly divisible by the number of voice data bits per word selected.

5.4.1 Unframed Serial Output Format
The Unframed output format contains 1 to 4 bits within each 16 bits serial output word. The formats which contain more than one bit each word the MSB of the data bits is considered first in the transmission. In Unframed mode, only the coded voice data bits are output. None of the superfluous information that exists in framed mode is available in this mode. The number of words that need to be transferred out of the encoder for each 20 millisecond frame will be the number of bits per frame divided by the number of bits per word. So a system coding at 4800 bps with 3 bits per word will need to read 32 ([4800 ÷50] ÷3 = 32) words each frame. The serial clock rate is computed by 1/[20 msec / (32 x 16)] = 25.6 kHz. If passive unframed mode is selected, the data strobe will be computed by 1/[20msec / 32] = 1.6 kHz.

<table>
<thead>
<tr>
<th>Bits per Word See Table 4-A</th>
<th>Data</th>
<th>Unused</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>15</td>
<td>14</td>
</tr>
<tr>
<td>1 bit per Word Format</td>
<td>D_{msb}</td>
<td>0</td>
</tr>
<tr>
<td>2 bits per Word Format</td>
<td>D_{msb}</td>
<td>D</td>
</tr>
<tr>
<td>3 bits per Word Format</td>
<td>D_{msb}</td>
<td>D</td>
</tr>
<tr>
<td>4 bits per Word Format</td>
<td>D_{msb}</td>
<td>D</td>
</tr>
</tbody>
</table>
5.4.2 Unframed Serial Input Format

The Unframed Input format contains 1 to 4 bits within each 16 bits serial output word. For the formats which contain more than one bit each word the MSB of the data bits is considered first in the transmission. In Unframed mode, the header data from Framed mode is dropped and each 16 bit write contains 1 to 4 coded voice data bits. The number of words that need to be transferred into the decoder for each 20 millisecond frame will be the number of bits per frame divided by the number of bits per word. So a system coding at 4800 bps with 3 bits per word will need to write exactly 32 (\(\frac{4800 \div 50}{3} = 32\)) words each frame.

<table>
<thead>
<tr>
<th>Bits per Word</th>
<th>See Table 4-A</th>
<th>Data</th>
<th>Control Offset</th>
<th>Control Data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 bit per Word Format</td>
<td>D_{msb}</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>0 0 0</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>2 bits per Word Format</td>
<td>D_{msb}</td>
<td>D 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>3 bits per Word Format</td>
<td>D_{msb}</td>
<td>D D 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>0 0 0</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>4 bits per Word Format</td>
<td>D_{msb}</td>
<td>D D D 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
</tbody>
</table>
6 A/D-D/A Interface

6.1 A/D-D/A Overview

The interface from the analog world of speech to the AMBE-2020™ is typically an A/D-D/A chip. Selection of the A/D-D/A chip should be made carefully, with a preference given to 16 bit linear devices. Additionally, consideration should be given for signal to noise ratios and filtering characteristics typically built into many such devices. Generally speaking, the flatter the frequency response over the voice spectrum (20-4000Hz) the better the overall system will sound.

The AMBE-2020™ Vocoder Chip operates with a speech data sample rate of 8kHz for both the A/D and D/A interfaces. This 8kHz data is input and output using a serial port on the AMBE-2020™.

In order to simplify the process of configuring the interface to the A/D-D/A chip, a number of preset configurations can be chosen through the CODEC_SEL[1-0] pins shown in Table 6-A. These preset configurations control companding and sampling rate as well as the sequence of programming words for the programmable devices, specifically the AD73311.

6.2 Configuring the A/D-D/A Interface using CODEC_SEL[1-0]

In order to simplify the process of configuring the A/D-D/A interface certain preset configurations are available to the user. Selection of these preset modes is made through the 2 hardware pins CODEC_SEL[1-0]. In Table 6-A, the 2 digit binary value for CODEC_SEL[1-0] corresponds to the levels present on the hardware pins, with a 0 corresponding to GND, and a 1 corresponding to VCC.

<table>
<thead>
<tr>
<th>Table 6-A CODEC_SEL[1-0] : A/D-D/A Hardware Configuration Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>A/D-D/A Type</td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>Generic 16 bit Linear 8Khz</td>
</tr>
<tr>
<td>Analog Devices 73311 32kHz</td>
</tr>
<tr>
<td>Generic µlaw 8Khz</td>
</tr>
<tr>
<td>Generic Alaw 8Khz</td>
</tr>
</tbody>
</table>
6.3 Low Level A/D–D/A Timing

Low Level Timing for A/D-D/A

Figure 6-A Low Level Timing for A/D-D/A

Table 6-B Switching Characteristics Over Recommended Operating Conditions for Serial Port Receive

<table>
<thead>
<tr>
<th>Reference</th>
<th>Parameter</th>
<th>3.3 Volts</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_h(FSR)</td>
<td>Hold time, FSR after CLKR falling edge</td>
<td>Min 6, Max 6</td>
<td>ns</td>
</tr>
<tr>
<td>t_h(DR)</td>
<td>Hold time, DR after CLKR falling edge</td>
<td>Min 6, Max 6</td>
<td>ns</td>
</tr>
</tbody>
</table>
Table 6-C Switching Characteristics Over Recommended Operating Conditions for Serial Port Receive

<table>
<thead>
<tr>
<th>Reference</th>
<th>Parameter</th>
<th>3.3 Volts</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>t_d(DX)</td>
<td>Delay time, DX valid after CLKK rising (Passive Mode)</td>
<td></td>
<td>25 ns</td>
</tr>
<tr>
<td>t_c(SCK)</td>
<td>Cycle time, serial port clock</td>
<td>6H</td>
<td>ns</td>
</tr>
<tr>
<td>t_f(SCK)</td>
<td>Fall time, serial port clock</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_r(SCK)</td>
<td>Rise time, serial port clock</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_w(SCK)</td>
<td>Pulse duration, serial port clock low/ high</td>
<td>3H</td>
<td>ns</td>
</tr>
<tr>
<td>t_s(UI(FSR))</td>
<td>Setup time, FSR before CLKR falling edge</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_s(UI(DR))</td>
<td>Setup time, DR before CLKR falling edge</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_d(FSX)</td>
<td>Delay time, CLKK rising to FSX</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>t_d(DX)</td>
<td>Delay time, CLKK rising to DX (Active Mode)</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>t_h(FSX)</td>
<td>Hold time, FSX after CLKK falling edge</td>
<td>6</td>
<td>ns</td>
</tr>
<tr>
<td>t_h(FSX)H</td>
<td>Hold time, FSX after CLKK rising edge</td>
<td>2H-5</td>
<td>ns</td>
</tr>
<tr>
<td>t_d(DX)</td>
<td>Disable time, CLKK rising to DX</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>t_h(DX)</td>
<td>Hold time, DX valid after CLKK rising edge</td>
<td>-5</td>
<td>ns</td>
</tr>
</tbody>
</table>

- Note: H = 7.629 ns; however, do not operate serial clocks any faster than 2.048 MHz. Thus $t_c(SCK)$ should be a minimum of 488.3 nsec.
7 Special Functions

7.1 Hardware vs. Software Selection Note

Many of the functions of the AMBE-2020™ can be accessed through both a hardware and software interfaces to the device. The following hardware inputs, CHANN_SEL[1-0], RATE_SEL[4-0], CODEC_SEL[1-0], VAD_EN, ENCODER_EN, and SLEEP_EN, are only accessed for input during the first 200 microseconds after a hardware reset on RESETN. For predictable operation these signals must remain stable over this time period. After this initialization period the functions that these pins access can only be reconfigured through the channel interface described in section 5.2. Changes on these pins after the 200 microseconds initialization period after reset are ignored, unless another reset is performed.

7.2 Coding Rate Selection

The Voice coding rate as well as the FEC coding rate can be selected individually on the AMBE-2020™. These rates are selected by using Rate Info words as described in section 5.2.4, or through hardware pins RATE_SEL[4-0] subject to the restrictions in section 7.1. The five input pins RATE_SEL[4-0] give 32 preconfigured voice/FEC rates. If rates other than these are desired then the Rate Info Words (in the Framed channel interface) can be used to configure voice and FEC rates in 50 bps increments.

Table 7-A Rate Selection Using Rate Info 0-4, compatible w/ AMBE-1000™ (AMBE™)

<table>
<thead>
<tr>
<th>RATE_SEL4 Pin</th>
<th>RATE_SEL3 Pin</th>
<th>RATE_SEL2 Pin</th>
<th>RATE_SEL1 Pin</th>
<th>RATE_SEL0 Pin</th>
<th>Speech Rate (bps)</th>
<th>FEC Rate (bps)</th>
<th>Total Rate (bps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>2400</td>
<td>0</td>
<td>2400</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>2350</td>
<td>50</td>
<td>2400</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>3600</td>
<td>0</td>
<td>3600</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>3350</td>
<td>250</td>
<td>3600</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4000</td>
<td>0</td>
<td>4000</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>3750</td>
<td>250</td>
<td>4000</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>4800</td>
<td>0</td>
<td>4800</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4550</td>
<td>250</td>
<td>4800</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>3600</td>
<td>1200</td>
<td>4800</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>3100</td>
<td>1700</td>
<td>4800</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>4150</td>
<td>2250</td>
<td>6400</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>4400</td>
<td>2800</td>
<td>7200</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>7750</td>
<td>250</td>
<td>8000</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>4650</td>
<td>3350</td>
<td>7950</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>9600</td>
<td>0</td>
<td>9600</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>4850</td>
<td>4750</td>
<td>4850</td>
</tr>
</tbody>
</table>
### Table 7-B Rate Selection Using Rate Info 0-4, AMBE-2020™ only (AMBE+™)*

<table>
<thead>
<tr>
<th>RATE_SEL4 Pin</th>
<th>RATE_SEL3 Pin</th>
<th>RATE_SEL2 Pin</th>
<th>RATE_SEL1 Pin</th>
<th>RATE_SEL0 Pin</th>
<th>Speech Rate (bps)</th>
<th>FEC Rate (bps)</th>
<th>Total Rate (bps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2000</td>
<td>0</td>
<td>2000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>3600</td>
<td>0</td>
<td>3600</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>4000</td>
<td>0</td>
<td>4000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>2400</td>
<td>1600</td>
<td>4000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>4800</td>
<td>0</td>
<td>4800</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>4000</td>
<td>800</td>
<td>4800</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3600</td>
<td>1200</td>
<td>4800</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2400</td>
<td>2400</td>
<td>6400</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>6400</td>
<td>0</td>
<td>6400</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>4000</td>
<td>2400</td>
<td>6400</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>4400</td>
<td>2800</td>
<td>7200</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>8000</td>
<td>0</td>
<td>8000</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>4000</td>
<td>4000</td>
<td>8000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>9600</td>
<td>0</td>
<td>9600</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>3600</td>
<td>6000</td>
<td>9600</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>2400</td>
<td>7200</td>
<td>9600</td>
</tr>
</tbody>
</table>

*Note: AMBE+ is only used for speech rates at 3600 bps and higher. Any rates below 3600 bps use a modified algorithm similar to the AMBE algorithm.

### 7.3 Voice Activation Detection (VAD), Comfort Noise Insertion (CNI)

The Voice Activation Detection (VAD) algorithm along with the Comfort Noise Insertion (CNI) feature of the AMBE2020™ chip performs useful functions in systems trying to convert periods of silence, that exist in normal conversation, to savings in system bandwidth or power.

With the VAD functions enabled, periods of silence will be denoted by the encoder in two ways. First, the encoder will output a silence frame (in-band). This silence frame contains information regarding the level of background noise, which allows the corresponding decoder to synthesize a “Comfort Noise” signal at the other end. The comfort noise is intended to give the listener the feeling that the call is still connected, as opposed to producing absolute silence, which can give the impression that, the call has been “dropped”. Second, the Encoder Silence Detected flag is set in Control Word 1 of the Framed Output format described in section 5.3.3.

VAD can be enabled in one of two ways. A logic high signal on the hardware pin VAD_EN (pin 86), subject to the restrictions of section 7.1, enables the VAD function. Once the AMBE2020™ has begun operating, control word 2 is used to enable/disable VAD as described in section 5.2.9.

If the VAD features are being used to reduce transmit power during times of conversational silence, DVSI recommends that a silence frame be transmitted at the start of the period and approximately each 500-1000 milliseconds thereafter. This is to ensure that the parameters regarding the levels of background noise are transmitted to the decoder for the smoothest audible transitions between synthesized speech and synthesized silence.

The silence threshold value is -25 dBm0 in the VAD algorithm. Each frame that exceeds this level will be classified as voice. If the frame level is less than –25 dBm0 the voice/silence decision will be determined based upon various adaptive thresholds.

The synthesis of a Comfort Noise frame by the decoder is not dependant on VAD being enabled. The decoder will produce a comfort noise frame if it receives an in-band silence frame (produced only by an encoder with VAD enabled).
7.4 Dual Tone Multiple Frequency, Detection and Generation

The AMBE-2020™ Vocoder Chip is capable of detecting, transmitting, and synthesizing DTMF tones. DTMF features are always enabled. Detection of a DTMF tone by the encoder sets the Encoder DTMF Detected Flag described in section 5.3.3. The DTMF tone detected along with amplitude information is placed in the DTMF Control Word as described in section 5.3.8. Additionally, the encoder passes the DTMF data in-band (within the regular voice data bits) so that normal DTMF tones pass seamlessly from the encoder to the decoder for synthesis.

The decoder synthesizes a DTMF tone in response to reception of an in-band DTMF tone frame or by setting the DTMF Control word as described in section 5.2.8.

7.5 Normal Power and Power Saving Modes

Power savings can be achieved during times of longer inactivity of the AMBE-2020™ chip by placing it into one of three available Low Power Modes. The chip can be placed into low-power and stand-by modes via hardware or software Control Words. In low power modes the A/D-D/A port will be disabled, concurrently halting any processing of voice frames in either direction. Depending on the low power state selected, either a Wake Up Control Word or a hardware reset on RESETN is necessary to return the AMBE-2020™ to normal operation.

7.5.1 Standard Sleep Mode

The standard sleep is the only low power mode that can be entered into either through hardware or software. The AMBE-2020™ Chip can be placed into Standard Sleep mode either by setting SLEEP_EN (pin 83) high, subject to the restrictions of section 7.1, or through software by using Control Word 2 with bit 3 set to 1 as described in section 5.2.9.

SLEEP_EN should be tied high if you plan to configure the A/D-D/A chip from Standard Sleep mode upon power-up or reset.

When using software SLEEP_EN with A-law or µ-law codecs, it is important to note that if packets are sent to the decoder while it is in sleep mode, noise will be heard at the output. It is recommended that no packets be sent to the decoder until it is commanded to wake up.

7.5.2 Power Down

Power Down provides the lowest power usage of the sleep modes, the only drawback to this mode is the necessity of a hardware reset on RESETN (pin 69) to resume normal operation.

<table>
<thead>
<tr>
<th>Table 7-C Summary of Power Saving Modes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Sleep Mode</strong></td>
</tr>
<tr>
<td>----------------</td>
</tr>
<tr>
<td>Normal Operation</td>
</tr>
<tr>
<td>Standard Sleep</td>
</tr>
<tr>
<td>Power Down</td>
</tr>
</tbody>
</table>
7.6 Slip Enable

In any real time communication system, clock skew issues must be anticipated to keep the flow of data smooth from one end of the system to the other. The SLIP_EN (pin 82) signal allows the encoder of the AMBE-2020™ to react to small slips in the encoder channel signals. When the AMBE-2020™ is in active mode, the chip produces the signals internally for the transfer of data. Because this timing will then likely drive the transmission channel, the necessity of controlling slip becomes a moot point.

Any time the AMBE-2020™ encoder channel is in one of the passive modes and the channel timing is asynchronous to the A/D-D/A clock (very rarely are these two interfaces coupled) then the SLIP_EN pin should be set active high.

The AMBE-2020™ Vocoder chip process speech in voice frames that are approximately 20 ms in duration. When configured appropriately the chip provides a slip control feature that automatically adjusts the frame size to either 160 or 161 speech samples per frame. This slip control feature allows the vocoder chip to compensate for drift between the frame and sample rate clocks on the order of approximately 0.6% (6,000 ppm.) The vocoder chip also accepts Slip Control Packets that extend the range of allowable frame sizes to be between 159 and 161 samples per voice frame. When properly used these Slip Control Packets provide the designer with additional flexibility in dealing with clock drift.

There are three recommended methods for using slip control on the AMBE-2020™ Vocoder Chip which are described below. The system designer should select the method that best meets the needs of their system configuration. Also included is some background information on the operation of the AMBE-2020™ in passive mode.

In order to help understand the Slip control feature here is a brief description on reading encoder packets from the AMBE-2020™ in passive framed mode.

When transmitting a packet, the AMBE-2020™ writes a Header = 0x13ec followed by 23 words of data, followed by 0xfffe into the transmit (i.e. output) buffer. The terminating word 0xfffe is written into the transmit buffer by the AMBE-2020™ at the end of each encoder packet. Normally in passive mode this terminating word is in the transmit buffer at the beginning of each transmission cycle (from the previous frame) and so it is the first word output whenever a packet is transmitted. If the encoder packet is ready, then the second output word will be the packet Header=0x13ec followed by 23 words of data. However if the packet is not ready then the AMBE-2020™ will continue to output the terminating word (0xfffe) until the packet is ready and placed in the transmit buffer. At this point the full 24 word packet beginning with the Header will be output on subsequent transmissions. This process continues for each packet transmission which occurs nominally every 20 ms, provided that each 24 word packet (Header + 23 data words) is read in full. If the full 24 words of the packet are not read from the AMBE-2020™, then the chip’s transmit buffer will contain some words left over from a previous packet. Generally these words would be 0x0000 for lower data rates which don't use the last words of the packet. This case should be avoided hence:

It is recommended that in passive framed mode the system always read packets by requesting words from the AMBE-2020™ until a packet Header is received and then continuing to request 23 additional output words from the AMBE-2020™ until a total of 24 words beginning with the Header word = 0x13ec are received. Any words output by the AMBE-2020™ prior to the Header should be ignored by the system (except for monitoring as discussed in Method 3 below).
<table>
<thead>
<tr>
<th>Word #</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x13ec</td>
<td>Header</td>
</tr>
<tr>
<td>1</td>
<td>0x07xx</td>
<td>Slip Control Packet ID, xx=CWD1 (See table 5-B) Typical value xx=00</td>
</tr>
<tr>
<td>2</td>
<td>0x12c9</td>
<td>Slip Control indicator for AMBE-2020™</td>
</tr>
<tr>
<td>3</td>
<td>0x009f</td>
<td>Slip Control data</td>
</tr>
<tr>
<td>4</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>5</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>6</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>7</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>8</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>9</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>10</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>11</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>12-23</td>
<td></td>
<td>Channel Data for AMBE® voice decoder</td>
</tr>
</tbody>
</table>

**Table 7D: Slip Control Packet**

**Method 1 - Internal Slip Control**

This is the simplest method of slip control and is the default method provided slip control is enabled (SLIP_EN is high) on the chip. In this method the vocoder chip’s internal slip adjustment of 160 to 161 sample per frame is used. In order to work properly, the system designer must set-up the sample rate and packet timing so that the following constraint is met:

\[ 160 < \text{Average-Frame-Interval} \times (1 \pm \text{Frame-Drift}) \times \text{Sample-Rate} \times (1 \pm \text{Sample-Drift}) < 161 \]

For example using an Average-Frame-Interval = 20 ms, and assuming 100 parts per million oscillator accuracy (i.e Frame-Drift = Sample-Drift = .0001), then the above constraint requires:

\[ 8002 \text{ Hz} < \text{Sample-Rate} < 8048 \text{ Hz.} \]

In practice Sample-Rate=8002 Hz would be preferred since it is closer to the nominal value of 8000 Hz.

In another example the Sample-Rate= 8000 Hz, as provided by a PCM source. Again assuming 100 parts per million oscillator accuracy for both clocks (i.e. Frame-Drift = Sample-Drift = .0001), then the above constraint requires:

\[ 20.0041 \text{ ms} < \text{Average-Frame-Interval} < 20.1209 \text{ ms.} \]

This can be achieved by slightly decreasing the channel bit rate or adding an extra bit into the channel bit stream every several voice frames.
Method 2 - Extended Slip Control with Periodic Slip Control Packets

The AMBE-2020™ can provide extended slip compensation through the insertion of Slip Control Packets. One method of using this capability is for the system to periodically insert these Slip Control Packets into the data stream sent to the AMBE-2020™. Note that for this method slip control must be enabled (SLIP_EN is high) on the chip. This approach gives the designer a way to accommodate clock drift while providing very flexible frame-interval and sample-rate timing. Furthermore, minimal system overhead is required. In this method a Slip Control Packet is generated by the system by setting the Control Words as shown in Table 7D above, where the Channel Data is the compressed voice data being sent to the AMBE decoder. In the Periodic Slip Control method such a Slip Control Packet is input into the vocoder chip every N frames. The value of N must be selected by the design engineer to meet the following constraint:

\[
0.25 > \frac{1}{N} > \text{Average-Frame-Interval} \times \text{Sample-Rate} \times (\text{Frame-Drift} + \text{Sample-Drift})
\]

For example with an Average-Frame-Interval = .02 (i.e. 20 ms) and a Sample-Rate = 8000, then with 100 parts per million oscillator accuracy (i.e. Frame-Drift = Sample-Drift = .0001), then above constraint equates to \(4 < N < 31.25\), and \(N=30\) would be a reasonable selection. In this case the system would input the specified Slip Control Packet into the AMBE-2020 vocoder chip every 30’th frame enabling the vocoder chip to adjust for the actual clock drift.

***RECOMMENDED***
Method 3 - Extended Slip Control with as needed Slip Control Packets

The preferred method for using Slip Control Packets is to monitor the availability of data from the AMBE-2020™ vocoder chip and to only input Slip Control Packets into the data stream sent to the AMBE-2020™ as needed. Note that for this method slip control must be enabled (SLIP_EN is high) on the chip. This method provides compensation for the widest range of clock drift (1.2% or 12000 ppm), with the greatest flexibility in frame-interval and sample-rate timing. In this method the same Slip Control Packets shown in Table 7D are inserted into the data stream going to the AMBE-2020™. However, unlike in the Periodic method, the packets are not input at regular intervals but are instead only input to the chip when needed. The recommended procedure for this Method of Slip Control is for the system to read a packet from the AMBE-2020™ at regular fixed frame intervals where the fixed interval must be within the range \([19.875 – 20.125]\) ms for a sample rate = 8000 Hz. The system application should check each word output by the AMBE-2020™ and should continue requesting words from the chip until the packet Header followed by 23 data words are received. If the words received before the Header word consist of only a single termination word (0xffff) then no further action is required. However if two or more termination words are received prior to the Header then the system should input a Slip Control Packet to the AMBE-2020™ on the next available transmission into the chip (i.e. the next packet going into the AMBE-2020™ decoder should be a Slip Control Packet). Once this Slip Control Packet is input into the AMBE-2020™ it will respond within 1-2 frames by advancing the time when packets are ready for transmission by 125 microseconds. Note that this procedure also may require a small amount of buffering in the system to account for the fact that the packet my not be ready for some small time (< 125 microseconds) after it is first requested.
### 8 Appendices

#### 8.1 Example: AD73311 Usage

The following examples of A/D-D/A chips have been included to show connections necessary for interfacing to a number of popular chips.

The AMBE-2020™ sends the following configuration sequence to the AD73311 when CODEC_SEL[1-0]=01b:

- 0x8113, // write 13 to CRB of AD73311, MCD=1 (DMCLK=MCLK/2), SCD=0 (SCLK=DMCLK/8)
- 0x82f9, // write f9 to CRC of AD73311, 5VEN, REFOUT, all Power ON
- 0x8300, // write 0 to CRD of AD73311
- 0x8001 // write 1 to CRA of AD73311 (Enters Data Mode)
8.2 Example: Texas Instruments TLV320AIC10 Usage

The Texas Instruments’ TLV320AIC10 codec presents a simple low cost solution for use with DVSI’s AMBE-2020™ vocoder chip. This application note provides information on interfacing these components. Figure 1 shows a sample block diagram interface, between the TLV320AIC10 codec and DVSI’s AMBE-2020™ vocoder chip.

**Figure 1: AMBE-2020™ and TLV320AIC10 sample block diagram**

**Configuration:**

To configure the AMBE-2020™ for operation with the TLV320AIC10, set the CODEC_SEL pins on the AMBE-2020™ vocoder chip to work with a generic 16 bit linear 8 kHz codec as follows:

`CODEC_SEL [1-0] (pins 85,84) = 00b`
The control registers in the TLV320AIC10 codec must be initialized for proper operation. The recommended procedure is to initialize the TLV320AIC10 by writing data to its 4 control registers through the DCSI port, while the AMBE-2020™ is held in reset. The timing for the DCSI port is shown in Figure 2.

Note that the Device Address (D14-D12) is normally set to 0 unless multiple codec devices are used in cascade. Be sure that the stop bit is at least 2 clock pulses long between data words as shown in the timing diagram. Shift the control words into the device 1 bit at a time at the rate of SCLK.

Various configuration data can be used to control the operation of the TLV320AIC10 codec (see the data sheet for more information), however for reference the AMBE-2020™ has been tested with the TLV320AIC10 configured using the register values shown in Table 1. Once the TLV320AIC10 is configured, the AMBE-2020™ should be taken out of reset to begin communication with the codec.

The logic connected to the DCSI port does not have to be disabled. The user can make adjustments to the configuration as needed (for example ADC and DAC gain). A reset to the TLV320AIC10 codec will reset all of the internal registers. As a result, the TLV320AIC10 must be reconfigured following a reset.

<table>
<thead>
<tr>
<th>Register Address (D11-D9)</th>
<th>Configuration Data (D7-D0)</th>
<th>Notes:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x1</td>
<td>0x11</td>
<td>D4=1: select AUXP AND AUXM for ADC (Handset) D5=0: enable antialiasing filter D0=1: select 16 BIT data Format for DAC</td>
</tr>
<tr>
<td>0x2</td>
<td>0x08</td>
<td>D7=0: select normal Operation D4-D0=8: set Frequency Divider N=8</td>
</tr>
<tr>
<td>0x3</td>
<td>0x01</td>
<td>D7-D6=0: default operation D0=1: 16-Bit data format for ADC</td>
</tr>
<tr>
<td>0x4</td>
<td>0x00</td>
<td>D7-D4=0: ADC input gain = 0 dB D3-D0=0: DAC output gain = 0 dB Gain values can be adjusted as needed.</td>
</tr>
</tbody>
</table>

Table 1: Recommended TLV320AIC10 Configuration Data
Figure 3: TLV320AIC10 Codec Configuration Detail
Reference Materials:

AMBE2020™ Vocoder chips Users Manual:
http://www.dvsinc.com/literature.htm

TLV320AIC10 Data Sheet:

TLV320AIC10 EVM User’s Guide:
http://www-s.ti.com/sc/psheets/slwu003d/slwu003d.pdf

Application Report – Understanding Data Converters:
8.3 Configuring the AD73311 for 3-Volt Operation

The Analog Devices AD73311 codec chip presents a simple low cost solution for use with DVSI’s AMBE-2020™ Vocoder chip. This application note provides information on alternative methods of interfacing these components.

**AD73311AR codec (using a 3 volt supply)**

It may be desirable for the AD73311 AD/DA converter to be configured for a 3-volt supply voltage instead of a 5-volt supply voltage. The diagram and configuration procedure below outline the details necessary in order to send alternate configuration words to the CODEC.

![Diagram of the AMBE-2020™ with the AD73311 Configured for 3-volt operation.](image)

**Figure 2: The AMBE-2020™ with the AD73311 Configured for 3-volt operation.**

The objective of this circuit is to tri-state the output of the AMBE-2020™ CODEC_TX_DATA. This allows the DSP or Microcontroller to communicate with the AD73311 to send it the desired configuration.

Configure the AMBE-2020™ for operation with the AD73311 Codec. Set the CODEC_SEL pins as shown.

CODEC_SEL [1-0] (pins 85,84) = 01,b

Hold the CODEC_TX_DATA lines on the AMBE2020 in tri-state (in the circuit set the SDI bit to 0,b) during power up.

While the AMBE-2020™ lines are in tri-state, send the desired configuration words from the DSP/Microcontroller/logic to the AD73311 (Reset timing constraints for the AD73311 must be met).

After sending the configuration words set the SDI Control bit to 1,b (SEE NOTE). This sets the CODEC SDI line for normal operation with the AMBE-2020™.
NOTE: The SDI Control bit must be set to 0 for approximately 365 msec following a hardware reset.

### Table 2: Alternate Configuration Data for the AD73311

<table>
<thead>
<tr>
<th>Register Address (D10-D8)</th>
<th>Configuration Data (D7-D0)</th>
<th>Notes:</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRB 0x1</td>
<td>0x13</td>
<td>MCD = 1 Sets DMCLK=MCLK/2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCD = 0 Sets SCLK=DMCLK/8</td>
</tr>
<tr>
<td>CRC 0x2</td>
<td>0x79</td>
<td>D6 = 1 Reference Out Enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D5 = 1 Reference Power On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D4 = 1 DAC Power On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D3 = 1 ADC Power On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D0 = 1 Power On</td>
</tr>
<tr>
<td>CRD 0x3</td>
<td>0x00</td>
<td>Gain set to 0</td>
</tr>
<tr>
<td>CRA 0x0</td>
<td>0x01</td>
<td>D0 = 1 Puts CODEC in Data Mode</td>
</tr>
</tbody>
</table>

**AD73311L codec (3 volt supply)**

The Analog Devices AD73311L is a low power 3 volt version of the AD73311. It is possible to use this part with the AMBE-2000™ or AMBE-2020™ vocoder chip utilizing the method described above for sending alternate configuration words to the AD73311 CODEC. Table 3 lists alternate control words for configuring the AD73311L for use with the AMBE-2000™ or AMBE-2020™.

### Table 3: Configuration Data for the AD73311L

<table>
<thead>
<tr>
<th>Register Address (D10-D8)</th>
<th>Configuration Data (D7-D0)</th>
<th>Notes:</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRB 0x1</td>
<td>0x13</td>
<td>MCD = 1 Sets DMCLK=MCLK/2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCD = 0 Sets SCLK=DMCLK/8</td>
</tr>
<tr>
<td>CRC 0x2</td>
<td>0x79</td>
<td>D6 = 1 Reference Out Enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D5 = 1 Reference Power On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D4 = 1 DAC Power On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D3 = 1 ADC Power On</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D0 = 1 Power On</td>
</tr>
<tr>
<td>CRD 0x3</td>
<td>0x00</td>
<td>Gain set to 0</td>
</tr>
<tr>
<td>CRA 0x0</td>
<td>0x01</td>
<td>D0 = 1 Puts CODEC in Data Mode</td>
</tr>
</tbody>
</table>

**Additional Reference Material**

AMBE-2020™ vocoder chip Users Manual:  

Application Report – Understanding Data Converters:  

AD73311 - Data Sheet:  

AD73311L - Data Sheet:  
8.4 Interfacing to the Texas Instruments PCM3500 Codec

The Texas Instruments PCM3500 codec chip presents a simple low cost solution for use with DVSIs AMBE-2000™ or AMBE-2020™ vocoder chips. This application note provides information on alternative methods of interfacing these components.

**PCM3500**

The block diagram in Figure 1 shows a sample interface between the PCM3500 codec and DVSIs AMBE-2000™ vocoder chip. The AMBE-2000™ or AMBE-2020™ CODEC_SEL bits (see AMBE-2000™ or AMBE-2020™ users manual) must be set for use with a generic 16 bit linear codec (CODEC_SEL1,0 – 00).

There are two advantages to using the PCM3500 codec. The first is the single supply design. The PCM3500 supports a single power supply design from +2.7 v to +3.6 v. The second advantage lies in its simplicity. There are no complicated configuration schemes associated with the codec. For configuration information, please see the PCM3500 data sheet and the reference circuit in Figure 2.

**Notes On Analog Circuit Design**

The example circuit assumes that a telephone handset is going to be used in the circuit. Typically, handset microphones have a very small gain and the output is at moderately low levels (on the order of 50 millivolts peak to peak). The PCM3500 Voice Codec is designed for an analog input voltage of 2 volts peak to peak. The analog input in the reference design is amplified (Gain = 22) in order to bring the handset voltage to the level expected by the ADC.

The output section is designed using a low pass filter design with a gain of 1. The filter is designed to allow the maximum amount of the voice signal to pass unimpeded. The output of the PCM3500 should be filtered for maximum voice quality.

Capacitors C13 and C14 are for creating a very low noise DC bias signal. If a low noise DC bias is available elsewhere in the circuit, they are not needed.

For optimum performance, the analog circuit should be adjusted for whatever input (and output) device is used. Please reference the PCM3500 data sheet for the analog requirements.

**Application Information**
It is strongly recommended that the user review the Application Information provided in the Texas Instruments PCM3500 data sheet before finalizing any design.

Additional Reference Material

AMBE-2000™ or AMBE-2020™ vocoder chip Users Manual
http://www.dvsinc.com/literature.htm

Application Report – Understanding Data Converters:

PCM3500 Data Sheet

PCM3500 Evaluation Board
8.5 Expanded Tone Detection and Generation

The AMBE-2000™ is capable of detecting and generating single tones as well as dual tones. The single tones span from 156.25 Hz to 3812.5 Hz in 31.25 Hz steps.

<table>
<thead>
<tr>
<th>Tone Index (Decimal)</th>
<th>Tone Type</th>
<th>Freq #2 (Hz)</th>
<th>Freq #1 (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-4</td>
<td>Invalid</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>5</td>
<td>Single</td>
<td>N/A</td>
<td>156.25</td>
</tr>
<tr>
<td>6</td>
<td>Single</td>
<td>N/A</td>
<td>187.5</td>
</tr>
<tr>
<td>7</td>
<td>Single</td>
<td>N/A</td>
<td>218.75</td>
</tr>
<tr>
<td>122</td>
<td>Single</td>
<td>N/A</td>
<td>3812.5</td>
</tr>
<tr>
<td>123-127</td>
<td>Invalid</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>128</td>
<td>DTMF “1”</td>
<td>1209</td>
<td>697</td>
</tr>
<tr>
<td>143</td>
<td>DTMF “D”</td>
<td>1633</td>
<td>941</td>
</tr>
<tr>
<td>144</td>
<td>Call Progress</td>
<td>440</td>
<td>350</td>
</tr>
<tr>
<td>145</td>
<td>Call Progress</td>
<td>480</td>
<td>440</td>
</tr>
<tr>
<td>146</td>
<td>Call Progress</td>
<td>620</td>
<td>480</td>
</tr>
<tr>
<td>147-254</td>
<td>Invalid</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>255</td>
<td>No Tone</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
8.6 Soft Decision Decoding

In modern communication systems the transmitter transmits information in the form of symbols. The demodulator takes the received signal and tries to decide which symbol was transmitted. In other words, the demodulator is making a decision based on the received signal. For instance, in a binary system, the symbols could be represented by a 1 and a 0. Because of interference and many other factors, these signals can be misinterpreted because of channel degradation. Significant improvement in FEC performance can be added by setting up the receiver so that the demodulator is making a finer estimation of the received energy prior to the decoder, this is called soft-decision decoding. The link below describes this in more detail.


The AMBE-2000/2020 utilizes a 4 bit soft decision decoder. The bits are defined as follows:

<table>
<thead>
<tr>
<th>Decision Value (Binary)</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Most confident</td>
</tr>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td>0111</td>
<td>Least confident</td>
</tr>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td>1000</td>
<td>Least confident</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td>1111</td>
<td>Most confident</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

Placing a logic high on pin 79 of either the AMBE-2000™ or AMBE-2020™ vocoder chips enables the soft decision error correction on the decoder. Enabling the soft-decision does nothing to the encoder packet. The packet will look like a normal encoded packet. The user must implement circuitry at the receive end of the channel for making a finer (4 bit) estimation of the received energy (see above link for an explanation of how this can be done).

The AMBE-2000/2020 decoder packet structure is altered. The decoder expects each voice data bit of the encoded packet to be represented by 4 soft decision (SD) bits. The decoder will make the decision of whether or not a 1 or a 0 is represented by the SD bits. Table 1 is an example of a soft-decision decoder packet.
Table 1. Soft-Decision Decoder Packet

<table>
<thead>
<tr>
<th>Word #</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Header always set to 0x13EC</td>
</tr>
<tr>
<td>1</td>
<td>Power Control (8 bits)</td>
</tr>
<tr>
<td>2</td>
<td>Rate info 0</td>
</tr>
<tr>
<td>3</td>
<td>Rate info 1</td>
</tr>
<tr>
<td>4</td>
<td>Rate info 2</td>
</tr>
<tr>
<td>5</td>
<td>Rate info 3</td>
</tr>
<tr>
<td>6</td>
<td>Rate info 4</td>
</tr>
<tr>
<td>7</td>
<td>Unused in Input</td>
</tr>
<tr>
<td>8</td>
<td>Unused in Input</td>
</tr>
<tr>
<td>9</td>
<td>Unused in Input</td>
</tr>
<tr>
<td>10</td>
<td>DTMF Control</td>
</tr>
<tr>
<td>11</td>
<td>Control Word 2</td>
</tr>
<tr>
<td>12</td>
<td>SD0</td>
</tr>
<tr>
<td>13</td>
<td>SD2</td>
</tr>
<tr>
<td>14</td>
<td>SD4</td>
</tr>
<tr>
<td>15</td>
<td>SD6</td>
</tr>
<tr>
<td>16</td>
<td>SD8</td>
</tr>
<tr>
<td>17</td>
<td>SD10</td>
</tr>
<tr>
<td>18</td>
<td>SD12</td>
</tr>
<tr>
<td>19</td>
<td>SD14</td>
</tr>
<tr>
<td>20</td>
<td>SD16</td>
</tr>
<tr>
<td>21</td>
<td>SD18</td>
</tr>
<tr>
<td>22</td>
<td>SD20</td>
</tr>
<tr>
<td>23</td>
<td>SD22</td>
</tr>
<tr>
<td>24</td>
<td>SD24</td>
</tr>
<tr>
<td>25</td>
<td>SD26</td>
</tr>
<tr>
<td>26</td>
<td>SD28</td>
</tr>
<tr>
<td>27</td>
<td>SD30</td>
</tr>
<tr>
<td>28</td>
<td>SD32</td>
</tr>
<tr>
<td>29</td>
<td>SD34</td>
</tr>
<tr>
<td>30</td>
<td>SD36</td>
</tr>
<tr>
<td>31</td>
<td>SD38</td>
</tr>
<tr>
<td>32</td>
<td>SD40</td>
</tr>
<tr>
<td>33</td>
<td>SD42</td>
</tr>
<tr>
<td>34</td>
<td>SD44</td>
</tr>
<tr>
<td>35</td>
<td>SD46</td>
</tr>
<tr>
<td>36</td>
<td>SD48</td>
</tr>
<tr>
<td>37</td>
<td>SD50</td>
</tr>
<tr>
<td>38</td>
<td>SD52</td>
</tr>
<tr>
<td>39</td>
<td>SD54</td>
</tr>
<tr>
<td>40</td>
<td>SD56</td>
</tr>
<tr>
<td>41</td>
<td>SD58</td>
</tr>
<tr>
<td>42</td>
<td>SD60</td>
</tr>
<tr>
<td>43</td>
<td>SD62</td>
</tr>
<tr>
<td>44</td>
<td>SD64</td>
</tr>
<tr>
<td>45</td>
<td>SD66</td>
</tr>
<tr>
<td>46</td>
<td>SD68</td>
</tr>
<tr>
<td>47</td>
<td>SD70</td>
</tr>
<tr>
<td>48</td>
<td>SD72</td>
</tr>
<tr>
<td>49</td>
<td>SD74</td>
</tr>
<tr>
<td>50</td>
<td>SD76</td>
</tr>
<tr>
<td>51</td>
<td>SD78</td>
</tr>
<tr>
<td>52</td>
<td>SD80</td>
</tr>
<tr>
<td>53</td>
<td>SD82</td>
</tr>
<tr>
<td>54</td>
<td>SD84</td>
</tr>
<tr>
<td>55</td>
<td>SD86</td>
</tr>
<tr>
<td>56</td>
<td>SD88</td>
</tr>
<tr>
<td>57</td>
<td>SD90</td>
</tr>
<tr>
<td>58</td>
<td>SD92</td>
</tr>
<tr>
<td>59</td>
<td>SD94</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>60</td>
<td></td>
</tr>
</tbody>
</table>

Table continues with similar entries for words 61 to 120.

- SD = 4 bits, 4 per word = 16 bit words of data x 48 words = 768 bits
- 20 ms frame: 60 sixteen-bit words = 120 bytes = 960 bits
- SD = 4 bits x 4 per word = 16 bit words of data x 48 words = 768 bits
- 20 ms frame: 60 sixteen-bit words = 120 bytes = 960 bits

Visit us at [www.dvsinc.com](http://www.dvsinc.com)
8.7 Special Rate 2350 bps Voice / 50 bps FEC AMBE-1000™ Vocoder Chip Compatible Mode

The following procedure is for implementing the AMBE-2000/2020™ in a special mode that is compatible to AMBE-1000™ Vocoder Chip at 2350 bps voice and 50 bps FEC.

This procedure is ONLY required when interoperating with the AMBE-1000™ Vocoder Chip at this specific rate (2350 voice + 50 bps FEC). All other rate configurations function as described in the AMBE-2000/2020™ Vocoder Chip Manual.

When implementing this compatible mode on the AMBE-2000/2020™ Vocoder Chip if the data rate is fixed and does not change, it is recommended to set the rate via the Rate_Sel configuration pins (Pins 74, 73, 72, 71, 70) as shown in Table 1. By hardwiring these pins the procedure outlined below can be avoided.

| AMBE-2000/2020™ Rate Selection Using Hardwired Rate Info 0-4, compatible w/ AMBE-1000™ |
|---------------------------------------------|------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| RATE_SEL4 Pin 74                          | RATE_SEL3 Pin 73             | RATE_SEL2 Pin 72 | RATE_SEL1 Pin 71 | RATE_SEL0 Pin 70 | Speech Rate (bps) | FEC Rate (bps) | Total Rate (bps) |
| 0                                          | 0                            | 1               | 0               | 1               | 2350            | 50              | 2400            |

Table 1.

Compatible Mode Procedure Step 1.

To enable the AMBE-2000/2020™ to interoperate with the AMBE-1000™ Vocoder Chip at the rate of 2350 bps voice + 50 bps FEC, first send the packet described in Table 2.

<table>
<thead>
<tr>
<th>First Packet</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Word #</strong></td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>7</td>
</tr>
<tr>
<td>8</td>
</tr>
<tr>
<td>9</td>
</tr>
<tr>
<td>10</td>
</tr>
<tr>
<td>11</td>
</tr>
<tr>
<td>12-23</td>
</tr>
</tbody>
</table>

Table 2.
Compatible Mode Procedure Step 2.

The next packet should be identical to the packet described in Table 3.

<table>
<thead>
<tr>
<th>Word #</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x13ec</td>
<td>Header</td>
</tr>
<tr>
<td>1</td>
<td>0x0700</td>
<td>Special Control packet</td>
</tr>
<tr>
<td>2</td>
<td>0x0834</td>
<td>Special control data</td>
</tr>
<tr>
<td>3</td>
<td>0x0005</td>
<td>Special control data</td>
</tr>
<tr>
<td>4</td>
<td>0x11bf</td>
<td>Special control data</td>
</tr>
<tr>
<td>5</td>
<td>0x0005</td>
<td>Special control data</td>
</tr>
<tr>
<td>6</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>7</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>8</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>9</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>10</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>11</td>
<td>0x0000</td>
<td>Must be 0x0000</td>
</tr>
<tr>
<td>12-23</td>
<td>0x0000</td>
<td>Channel Data for AMBE® voice decoder</td>
</tr>
</tbody>
</table>

Table 3.

Compatible Mode Procedure Step 3.

After the packets detailed in Table 2 and Table 3 are sent into the AMBE-2000/2020™ Vocoder Chip the RIS bits in Control Word 2 must be set to 0x3 for each subsequent packet. If the rate is changed or the device is reset, the above procedure (steps 1, 2 and 3) must be repeated.

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Decoder Output Volume Control</td>
<td>Unused 0</td>
<td>Unused 0</td>
<td>Unused 0</td>
<td>VAD</td>
<td>Unused 0</td>
<td>SL</td>
<td>EC</td>
<td>RIS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 4.
## History of Revisions

<table>
<thead>
<tr>
<th>Revision Number</th>
<th>Date of Revision</th>
<th>Description</th>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>November 1999</td>
<td>Initial Version</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Pin descriptions</td>
<td>11-12</td>
</tr>
<tr>
<td>1.1</td>
<td>April 2000</td>
<td>Serial Configuration Selection</td>
<td>19</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Channel Serial Interface Pin Descriptions</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 6-A CODEC_SEL[1-0]: A/D- D/A Hardware Configuration Values</td>
<td>35</td>
</tr>
<tr>
<td>1.2</td>
<td>August</td>
<td>Added AD73311 to AMBE-2020™ connection diagram</td>
<td>42</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Pin Description : ENCODER_EN is pin 24.</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Corrections of Table 4A and 4B</td>
<td>19</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Clarification on VAD</td>
<td>28</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Expanded description of Control Word 1</td>
<td>30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Table 5-M added DTMF Code 0xff</td>
<td>32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Channel and Codec Timing Diagrams and Tables</td>
<td>21, 22, 36, 37</td>
</tr>
<tr>
<td>1.3</td>
<td>October</td>
<td>Table 4B Corrected (pin 80 and 81)</td>
<td>19</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added Note describing H</td>
<td>22, 37</td>
</tr>
<tr>
<td>1.4</td>
<td>November 2000</td>
<td>Clarified/corrected the following pages.</td>
<td>10, 11, 12, 13, 16, 17, 21, 22, 23, 27, 28, 29, 32, 34, 36, 37, 39</td>
</tr>
<tr>
<td>2.0</td>
<td>January 2001</td>
<td>Updated Timing Diagrams and Tables for Channel and Codec</td>
<td>21, 22, 36, 37</td>
</tr>
<tr>
<td>2.1</td>
<td>February 2001</td>
<td>Changed Pin Description CLK_1 to X2/CLKIN and CLK_12 to X1</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated timing diagram and table for X2/CLKIN and RESETN</td>
<td>13, 14</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Replaced …set the DTMF Code to 0x00 to …set the DTMF Code to 0xff</td>
<td>27</td>
</tr>
<tr>
<td>2.2</td>
<td>February 2001</td>
<td>Updated company address</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Removed description of Decoder Output Volume Control</td>
<td>28</td>
</tr>
<tr>
<td>3.0</td>
<td>August 2001</td>
<td>Modified SLEEP_EN Section 7.5.1</td>
<td>40</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Modified description of EPR</td>
<td>11, 12, 20</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added Detailed Explanation of Slip Enable Control</td>
<td>42, 43</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added description of Decoder Silence Detect, Decoder Frame Repeat and Encoder DTMF Detect bits</td>
<td>30</td>
</tr>
<tr>
<td>4.0</td>
<td>January 2003</td>
<td>Various grammar changes</td>
<td>43</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Vad Threshold Explanation</td>
<td>41</td>
</tr>
<tr>
<td>4.1</td>
<td>April 2004</td>
<td>Associated Delay</td>
<td>14</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Front End Requirements</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added AD73311AR Configuration Words</td>
<td>46</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added Tech Note 8.2</td>
<td>47</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Expanded DTMF Tone Chart</td>
<td>30, 34</td>
</tr>
<tr>
<td>4.2</td>
<td>June 2004</td>
<td>Added additional rate control words in Table 5-D</td>
<td>29</td>
</tr>
<tr>
<td>4.3</td>
<td>February 2005</td>
<td>Added additional rate control words in Table 5-D</td>
<td>29</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added Decoder output volume control description section 5.2.9</td>
<td>31</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Removed blank section 5.2.10</td>
<td></td>
</tr>
<tr>
<td>4.4</td>
<td>April 2005</td>
<td>Added Figure 3-G and text to section 3.6</td>
<td>20</td>
</tr>
</tbody>
</table>
## History of Revisions

<table>
<thead>
<tr>
<th>Revision Number</th>
<th>Date of Revision</th>
<th>Description</th>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.5</td>
<td>Sept. 2006</td>
<td>Added Note 2 in Section 3.2</td>
<td>15</td>
</tr>
<tr>
<td>4.6</td>
<td>Dec. 06</td>
<td>Revised High-level input voltage, I/O values in Table 3e</td>
<td>21</td>
</tr>
<tr>
<td>4.7</td>
<td>May 07</td>
<td>Added Table 3G Section 3.10 Thermal Resistance Characteristics</td>
<td>22</td>
</tr>
<tr>
<td>4.8</td>
<td>Sept 07</td>
<td>Edited Table in Note 2 on page 15</td>
<td>15</td>
</tr>
<tr>
<td>4.9</td>
<td>Feb, 08</td>
<td>Edited Encoder Enable Description</td>
<td>37</td>
</tr>
</tbody>
</table>